เอกสารอ้างอิง

- ชวัช เมพสวรรค์ และฟุมีโอะ มิคุมะ. เทคนิคการซอมเครื่องรับโทรทัศน์. พิมพ์ ครั้งที่ 2. พระนคร: สำนักพิมพ์องค์การค้าของคุรุสภา, 2520.
- 2. Douglas V. Hall, <u>Micro processors and digital system.</u>
 New York: McGrall-Hill, 1980.
- 3. Arther A. Carapola, "CRT Monitor Design Using the Intel 8275," Interface Age. No.6, (June 1979): 92-105
- 4. Chris Tennant, "The Intel 8275 CRT Controller," Byte. No. 5, (may 1979): 130-148
- 5. Intel Component Data Catalog 1979. Intel Corporation, 1979.

ภาคผนวก ก.

8275 PROGRAMMABLE CRT CONTROLLER

- Programmable Screen and Character Format
- 6 Independent Visual Field Attributes
- 11 Visual Character Attributes (Graphic Capability)
- Cursor Control (4 Types)
- Light Pen Detection and Registers

- Fully MCS-80TM and MCS-85TM Compatible
- Dual Row Buffers
- Programmable DMA Burst Mode
- Single +5V Supply
- 40-Pin Package


The Intel® 8275 Programmable CRT Controller is a single chip device to interface CRT raster scan displays with Intel® microcomputer systems. Its primary function is to refresh the display by buffering the information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8275 will allow simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead.

PIN CONFIGURATION LC3 40 D VCC LC2 C 2 39 D LAO LC1 Q3 38 D LA1 LCO C 37 DLTEN DRO C 36 | RVV DACK [35 VSP 34 GPA1 HRTC 07 VRTC [33 GPA0 RD C 32 HLGT 31 IRQ 30 CCLK WR | 10 LPEN [11 DB0 4 12 29 CC6 DB1 13 28 CC5 DB₂ 27 CC4 DB3 🗆 15 26 CC3 DB4 🗆 16 25 CC2 DB5 🗆 17 24 CC1 23 CC0 22 CS DB6 18 DB7 19 21 A0 GND [

PIN NAMES

060-1	B1-DIRECTIONAL DATA BUS	LCD-3	LINE COUNTER OUTPUTS
DRQ	DMA REQUEST OUTPUT	LA0-1	LINE ATTRIBUTE OUTPUTS
DACK	DMA ACKNOWLEDGE INPUT	HRTC	HORIZONTAL RETRACE OUTPUT
IRO	INTERRUPT REQUEST OUTPUT	VRTC	VERTICAL RETRACE OUTPUT
#2	READ STROBE INPUT	HLGT	HIGHLIGHT OUTPUT
mil	WRITE STROBE INPUT	RVV	PEVERSE VIDEO OUTPUT
40	REGISTER ADDRESS INPUT	LTEN	LIGHT ENABLE OUTPUT
CS	CHIP SELECT INPUT	VSP	VIDEO SUPPRESS OUTPUT
CCLK	CHARACTER CLOCK INPUT	GPAG-1	GENERAL PURPOSE ATTRIBUTE OUTPUTS
CC0-6	CHARACTER CODE OUTPUTS	LPEN	LIGHT I EN INPUT

BLOCK DIAGRAM



PIN DESCRIPTIONS

	Pin Nam		Pin Description	_	# Pin N	anie i/O	
1 2	LC3	0	Line count. Output from the line count-	40	VCC		+5V power supply
3	LC ₂		er which is used to address the character generator for the line positions on the	39	LAO	0	Line attribute codes. These attribute
4	LC ₀		screen.	38	LA1		codes have to be decoded externally by
5	DRQ	0	DMA request. Output signal to the 8257 DMA controller requesting a DMA cycle.				the dot/timing logic to generate the horizontal and vertical line combinations
6	DACK	1	DMA acknowledge. Input signal from the 8257 DMA controller acknowledging	27			for the graphic displays specified by the character attribute codes.
_		25	that the requested DMA cycle has been granted.	37	LTEN	0	Light enable. Output signal used to enable the video signal to the CRT, This output is active at the programmed
7	HRTC	0	Horizontal retrace. Output signal which is active during the programmed hori- zontal retrace interval. During this peri-			1623	underline cursor position, and at pos- tions specified by attribute codes.
			od the VSP output is high and the LTEN output is low.	36	RVV	0	Reverse video. Output signal used to indicate the CRT circuitry to reverse the video signal. This output is active at the
8	VRTC	. 0	Vertical retrace. Output signal which is				cursor position if a reverse video block
			active during the programmed vertical				cursor is programmed or at the position;
			retrace interval. During this period the				specified by the field attribute codes
	_		VSP output is high and the LTEN output is low.	35	VSP	0	Video suppression. Output signal used to blank the video signal to the CRT. This
9	RD	100	Read input. A control signal to read registers.				output is active: — during the horizontal and vertical re-
10	WR	1	Write input. A control signal to write				trace intervals.
			commands into the control registers or write data into the row buffers during a DMA cycle.				 at the top and bottom lines of rows it underline is programmed to be number 8 or greater.
11	LPEN	1	Light pen. Input signal from the CRT system signifying that a light pen signal	- 7			 when an end of row or end of screen code is detected.
			has been detected.				 When a DMA underrun occurs.
12 13 14 15 16	DB ₀ DB ₁ DB ₂ DB ₃ DB ₄ DB ₅	1/0	Bi-directional three-state data bus lines. The outputs are enabled during a read of the C or P ports.				 at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for character and field attributes) – to create blinking displays as specified by cursor, character attribute, or field attribute programming.
18	DB ₆			34	GPA ₁	0	General purpose attribute codes. Out-
19	Ground		Ground	33	GPA ₀		puts which are enabled by the general purpose field attribute codes.
				32	HLGT		Highlight. Output signal used to intensify the display at particular positions on the screen as specified by the character
						70	attribute codes or field attribute codes.
		1000		31	IRQ	0	Interrupt request.
			59 X	30	CCLK	1	Character clock (from dot/timing logic).
				29 28 27	CC ₆ CC ₅ CC ₄		Character codes. Output from the row buffers used for character selection in the character generator.
				26 25	CC ₃		me character generator,
				24 23	CC ₀		
				22	CS		Chip select. The read and write are enabled by $\overline{\text{CS}}$.
		,		21	A ₀	- 31	Port address. A high input on A ₀ selects the "C" port or command registers and a
				-			low input selects the "P" port or parameter registers.

FUNCTIONAL DESCRIPTION

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8275 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

A ₀	OPERATION	REGISTER		
0	Read	PREG		
0	Write	PREG		
1	Read	SREG		
1	Write	CREG		

RD (Read)

A "low" on this input informs the 8275 that the CPU is reading data or status information from the 8275.

WR (Write)

A "low" on this input informs the 8275 that the CPU is writing data or control words to the 8275.

CS (Chip Select)

A "low" on this input selects the 8275. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus in the float state and \overline{RD} and \overline{WR} will have no effect on the chip.

DRQ (DMA Request)

A "high" on this output informs the DMA Controller that the 8275 desires a DMA transfer.

DACK (DMA Acknowledge)

A "low" on this input informs the 8275 that a DMA cycle is in progress.

IRQ (Interrupt Request)

A "high" on this output informs the CPU that the 8275 desires interrupt service.




Figure 1. 8275 Block Diagram Showing Data Bus Buffer and Read/Write Functions

Ao	RD	$\overline{\text{WR}}$	\overline{cs}	
0	1	0	0	Write 8275 Parameter
0	0	1	0	Read 8275 Parameter
1	1	0	0	Write 8275 Command
1	0	1	0	Read 8275 Status
X	1	1	0	Three-State
X	X	X	1	Three-state

Character Counter

The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be a derivative of the external dot clock.

Line Counter

The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Sweeps) per character row. Its outputs are used to address the external character generator ROM.

Row Counter

The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Light Pen Registers

The Light Pen Registers are two registers that store the contents of the character counter and the row counter whenever there is a rising edge on the LPEN (Light Pen) input.

Note: Software correction is required.

Raster Timing and Video Controls

The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of LA₀₋₁ (Line Attribute), HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA₀₋₁ (General Purpose Attribute) outputs.

Row Buffers

The Row Buffers are two 80 character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.




Figure 2. 8275 Block Diagram Showing Counter and Register Functions

FIFOs

There are two 16 character FIFOs in the 8275. They are used to provide extra row buffer length in the Transparent Attribute Mode (see Detailed Operation section).

Buffer Input/Output Controllers

The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a character attribute, field attribute or special code, these controllers control the appropriate action. (Examples: An "End of Screen—Stop DMA" special code will cause the Buffer Input Controller to stop further DMA requests. A "Highlight" field attribute will cause the Buffer Output Controller to activate the HGLT output.)

SYSTEM OPERATION

The 8275 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding, cursor timing, and light pen detection.

It is designed to interface with the 8257 DMA Controller and standard character generator ROMs for dot matrix, decoding. Dot level timing must be provided by external circuitry.




Figure 3. 8275 Systems Block Diagram Showing Systems Operation

8275

General Systems Operational Description

The 8275 provides a "window" into the microcomputer system memory.

Display characters are retrieved from memory and displayed on a row by row basis. The 8275 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8275 requests DMA to fill the row buffer that is not being used for display. DMA burst length and spacing is programmable. (See Programming Section.)

The 8275 displays character rows one line at a time.

The number of lines per character row, the underline position, and blanking of top and bottom lines are programmable. (See Programming Section.)

The 8275 provides special Control Codes which can be used to minimize DMA or software overhead. It also provides Visual Attribute Codes to cause special action or symbols on the screen without the use of the character generator (see Visual Attributes Section).

The 8275 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is programmable.

The 8275 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)

The 8275 has a light pen input and registers. The light pen input is used to load the registers. Light pen registers can be read on command. (See Programming Section.)




Figure 4. Display of a Character Row

Display Row Buffering

Before the start of a frame, the 8275 requests DMA and one row buffer is filled with characters.




Figure 5. First Row Buffer Filled

When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, DMA begins filling the other row buffer with the next row of characters.




Figure 6. Second Buffer Filled, First Row Displayed

After all the lines of the character row are scanned, the roles of the two row buffers are reversed and the same procedure is followed for the next row.




Figure 7. First Buffer Filled with Third Row, Second Row Displayed

This is repeated until all of the character rows are displayed.

Display Format

Screen Format

The 8275 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.




Figure 8. Screen Format

The 8275 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. DMA is not requested for the blanked rows.




Figure 9. Blank Alternate Rows Mode

Row Format

The 8275 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the whole character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line counter is the same as the line number.

In mode 1, the line counter is offset by one from the line number.

Note: In mode 1, while the *first* line (line number 0) is being displayed, the *last* count is output by the line counter (see examples).

Line Number										Line Counter Mode 0	Line Counte Mode 1
0	0	D	0	D	D		0	D		0000	1111
1							D			0001	0000
2		0	D				0	0		0010	0001
3		0	н	0		D				0011	0010
4							0			0100	0011
5						D				0101	0100
6			=					=		0110	0101
7						D	D			0111	0110
8					D		D		0	1000	0111
9			0				D		D	1001	1000
10			D		D				D	1010	1001
11		0			0		0			1011	1010
12									0	1100	1011
13										1101	1100
14							D			1110	1101
15					0		D			1111	1110

Figure 10. Example of a 16-Line Format

Line								Line Counter	Line
Number								Mode 0	Mode 1
0	0	0	0	0	0		0	0000	1001
1								0001	0000
2		0				D		0010	0001
3					D			0011	0010
4								0100	0011
5							D	0101	0100
6	D			0	0	-	D	0110	0101
7	0				0			0111	0110
8								1000	0111
9				D		0		1001	1000

Figure 11. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.

Underline placement is also programmable (from line *number* 0 to 15). This is independent of the line *counter* mode.

If the line *number* of the underline is greater than 7 (line *number* MSB = 1), then the top and bottom lines will be blanked.

Line Number	/									Counter Mode 0	Counter Mode 1
6										Widde 0	MODB 1
F 0		0		0	0	0	0	0	0	0000	1011
1	D	D	0				D		0	0001	0000
2			0				D		0	0010	0001
3	0	0					=			0011	0010
4				0			D			0100	0011
5	0									0101	0100
6				=					D	0110	0101
7				0			0		0	0111	0110
8							0		0	1000 -	0111
9										1001	1000
10										1010	1001
11					0			0	0	1011	1010
		To	nn a	nd	Bot	ton					
					7771	inke					5

Figure 12. Underline in Line Number 10

If the line *number* of the underline is less than or equal to 7 (line *number* MSB = 0), then the top and bottom lines will *not* be blanked.

Line Number								Line Counter Mode 0	Line Counter Mode 1	
0	0	0	0			0	D	0000	0111	
1						0		0001	0000	
2			0		0		0	0010	0001	
3	D				D		D	0011	0010	
4								0100	0011	
5				0	0		0	0101	0100	
6	0						0	0110	0101	
7								0111	0110	

Top and Bottom Lines are not Blanked

Figure 13. Underline in Line Number 7

If the line *number* of the underline is greater than the maximum number of lines, the underline will not appear.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.

Dot Format

Dot width and character width are dependent upon the \cdot external timing and control circuitry.

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display.




Figure 14. Typical Dot Level Block Diagram

Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

Note: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.

Raster Timing

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This is constantly repeated.




Figure 15. Line Timing

The line counter is driven by the character counter. It is used to generate the line address outputs $\{LC_{0-3}\}$ for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.




Figure 16. Row Timing

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).




Figure 17. Frame Timing

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.

DMA Timing

The 8275 can be programmed to request burst DMA transfers of 1 to 8 characters. The interval between bursts is also programmable (from 0 to 55 character clock periods ± 1). This allows the user to tailor his DMA overhead to fit his system needs.

The first DMA request of the frame occurs one row time before the end of vertical retrace. DMA requests continue as programmed, until the row buffer is filled. If the row buffer is filled in the middle of a burst, the 8275 terminates the burst and resets the burst counter. No more DMA requests will occur until the beginning of the next row. At that time, DMA requests are activated as programmed until the other buffer is filled.

If, for any reason, there is a DMA underrun, a flag in the status word will be set.




Figure 18. DMA Timing

The DMA controller is typically initialized for the next frame at the end of the current frame.

Interrupt Timing

The 8275 can be programmed to generate an interrupt request at the end of each frame. This can be used to reinitialize the DMA controller. If the 8275 interrupt enable flag is set, an interrupt request will occur at the beginning of the last display row.




Figure 19. Beginning of Interrupt Request

IRQ will go inactive after the status register is read.




Figure 20. End of Interrupt Request

A reset command will also cause IRQ to go inactive, but this is not recommended during normal service.

Another method of reinitializing the DMA controller is to have the DMA controller itself interrupt on terminal count. With this method, the 8275 interrupt enable flag should not be set.

Note: Upon power-up, the 8275 Interrupt Enable Flag may be set.

As a result, the user's cold start routine should write a reset command to the 8275 before system interrupts are enabled.

VISUAL ATTRIBUTES AND SPECIAL CODES

The characters processed by the 8275 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Visual Attribute or Special Code (MSB = 1).


There are two types of Visual Attribute Codes. They are Character Attributes and Field Attributes.

Character Attribute Codes

Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LA $_{0-1}$), the Video Suppression output (VSP), and the Light Enable output. The dot level timing circuitry can use these signals to generate the proper symbols.

Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT).

Character Attributes






Figure 21. Typical Character Attribute Logic

Character attributes were designed to produce the following graphics:

	CTER ATTRIBUTE			PUTS	1	SYMBOL	DESCRIPTION
C	ODE "CCCC"	LA ₁	LA ₀	VSP	LTEN	37/34/34/34/34/34	
	Above Underline	0	0	1	0	E21-123	202
0000	Underline	1	0	0	0	E. Lames	Top Left Corner
	Below Underline	0	1	0	0	Liestand	
	Above Underline	0	0	1	0	EX-00018175	
0001	Underline	1	1	0	0	-	Top Right Corner
	Below Underline	0	1	0	0	Sections.	
	Above Underline	0	1	0	0	prefere	
0010	Underline	1	0	0	0	Real Trans	Bottom Left Corner
	Below Underline	0	0	1	0	E4362491	
	Above Underline	0	1	0	0	8201020	
0011	Underline	1	1	0	0	5-4 (5)	Bottom Right Corner
	Below Underline	0	- 0	1	0	Constitute i	3 0400-000-000-000-000-000-000-000-000-00
	Above Underline	0	0	1	0	aprentation of	
0100	Underline	0	0	0	1		Top Intersect
	Below Underline	0	1	0	0	and a	
	Above Underline	0	1	0	0	mount -	
0101	Underline	1	1	0	0	100	Right Intersect
0101	Below Underline	0	1	0	0	Boulevan	
	Above Underline	0	1	0	0		
0110	Underline	1	0	0	0	100	Left Intersect
0110	Below Underline	0	1	0	0	Mina - 1000	
	Above Underline	0	1	0	0	-	
0111	Underline	0	0	0	1	ME	Bottom Intersect
0111	Below Underline	0	0	1	0	ES-131	
	Above Underline	0	0	1	0		
1000	Underline	0	0	0	1	10 (C) (P(C))	Horizontal Line
1000	Below Underline	0	0	1	0	Marcha	
	Above Underline	0	1	0	0	Vacant	
1001	Underline	0	1	0	0		Vertical Line
1001		0	1	0	0		y ar troor Erro
	Below Underline	0	1	0	0	-	
	Above Underline	0	0	0	1		Crossed Lines
1010	Underline	0	1	0	0	- KE11-SE	Crossed Lines
	Below Underline	0		0	0	-	
	Above Underline		0	0	0	2000	Not Recommended *
1011	Underline	0	0	0	0		Not Recommended
	Below Underline			-	0		
****	Above Underline	0	0	1	0	- CARACTE	Special Codes
1100	Underline	0	0	_	0		Special Codes
	Below Underline	0	0	1	0	1	
	Above Underline	-	+	1 -	-	-	Monet
1101	Underline	-	Und	defined _	-	-	Illegal
	Below Underline	-	-	-	-	-	
100000000	Above Underline	-		J	-	-	Monel
1110	Underline	-	Un	defined_	-	-	Illegal
	Below Underline	-	-	-	+	-	
	Above Underline			_	-	_	
1111	Underline	-	Und	defined_		-	Illegal
	Below Underline					× ×	

^{*}Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal.

Blinking is active when B = 1.

Highlight is active when H = 1.



Special Codes

Four special codes are available to help reduce memory, software, or DMA overhead.

Special Control Character



s s	FUNCTION
0 0	End of Row
0 1	End of Row-Stop DMA
1 0	End of Screen
1 1	End of Screen-Stop DMA

The End of Row Code (00) activates VSP and holds it to the end of the line.

The End of Row-Stop DMA Code (01) causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).

The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop DMA Code (11) causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the Row Buffer. It affects the display in the same way as the End of Screen Code (10).

If the Stop DMA feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

Note: If a Stop DMA character is not the last character in a burst or row, DMA is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop DMA character.


Field Attributes

The field attributes are control codes which affect the visual characteristics for a field of characters, starting-at the character following the code up to, and including, the character which precedes the *next* field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.

There are six field attributes:

- Blink Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
- Highlight Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
- Reverse Video Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).
- Underline Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- 5,6. General Purpose There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. GPA₀₋₁ are active high outputs.

Field Attribute Code



H = 1 FOR HIGHLIGHTING

B = 1 FOR BLINKING

R = 1 FOR REVERSE VIDEO

U = 1 FOR UNDERLINE

GG = GPA1, GPA0

The 8275 can be programmed to provide visible or invisible field attribute characters.

If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.




Figure 22. Example of the Visible Field Attribute Mode (Underline Attribute)

If the 8275 is programmed in the invisible field attribute mode, the 8275 FIFO is activated.




Figure 23. Block Diagram Showing FIFO Activation

Each row buffer has a corresponding FIFO. These FIFOs are 16 characters by 7 bits in size.

When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the *next* character in the proper FIFO.

When a field attribute is placed in the Buffer Output Controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC₀₋₆). The chosen Visual Attributes are also activated.

Since the FIFO is 16 characters long, no more than 16 field attribute characters may be used per line in this mode. If more are used, a bit in the status word is set and the first characters in the FIFO are written over and lost.

Note: Since the FIFO is 7 bits wide, the MSB of any characters put in it are stripped off. Therefore, a Visual Attribute or Special Code must not immediately follow a field attribute code. If this situation does occur, the Visual Attribute or Special Code will be treated as a normal display character.




Figure 24. Example of the Invisible Field Attribute Mode (Underline Attribute)

Field and Character Attribute Interaction

Character Attribute Symbols are affected by the Reverse Video (RRV) and General Purpose (GPA₀₋₁) field attributes. They are not affected by Underline, Blink or Highlight field attributes; however, these characteristics can be programmed *individually* for Character Attribute Symbols.

Cursor Timing

The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

- 1. a blinking underline
- 2. a blinking reverse video block
- 3. a non-blinking underline
- 4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.

If a non-blinking reverse video cursor appears in a nonblinking reverse video field, the cursor will appear as a normal video block.

If a non-blinking underline *cursor* appears in a non-blinking underline *field*, the cursor will not be visible.

Light Pen Detection

A light pen consists of a micro switch and a tiny light sensor. When the light pen is pressed against the CRT screen, the micro switch enables the light sensor. When the raster sweep reaches the light sensor, it triggers the light pen output.

If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in a pair of registers. These registers can be read on command. A bit in the status word is set, indicating that the light pen signal was detected. The LPEN input must be a 0 to 1 transition for proper operation.

Note: Due to internal and external delays, the character position coordinate will be off by at least three character positions. This has to be corrected in software.

Device Programming

The 8275 has two programming registers, the Command Register (CREG) and the Parameter Register (PREG). It also has a Status Register (SREG). The Command Register can only be written into and the Status Registers can only be read from. They are addressed as follows:

A ₀	OPERATION	REGISTER		
0	Read	PREG		
0	Write	PREG		
1	Read	SREG		
1	Write	CREG		

The 8275 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.

Instruction Set

The 8275 instruction set consists of 8 commands.

COMMAND	NO. OF PARAMETER BYTES					
Reset	4					
Start Display	0					
Stop Display	0					
Read Light Pen	2					
Load Cursor	2					
Enable Interrupt	0					
Disable Interrupt	0					
Preset Counters	0					

In addition, the status of the 8275 (SREG) can be read by the CPU at any time.

1. Reset Command:

	OPERATION	A ₀	0		MSB LS								
Command	Write	1			0	0	0	0	0	0	0		
	Write	0	Screen Comp Byte 1	s	н	н	н	н	н	н	н		
	Write	0	Screen Comp Byte 2	٧	٧	R	R	R	R	R	R		
Parameters	Write	0	Screen Comp Byte 3	U	U	U	U	L	L	L	L		
	Write	0	Screen Comp Byte 4	м	F	С	С	z	z	z	z		

Action — After the reset command is written, DMA requests stop, 8275 interrupts are disabled; and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.

As parameters are written, the screen composition is defined.

Parameter - S Spaced Rows

S	FUNCTIONS
0	Normal Rows
1	Spaced Rows

Parameter - HHHHHHH Horizontal Characters/Row

н	н	н	н	н	н	н	NO. OF CHARACTERS PER ROW
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	2
0	0	0	0	0	1	0	3
			*				1 .
1	0	0	1	1	1	1	80
1	0	1	0	0	0	0	Undefined
			\times				
1	1	1	1	1	1	1	Undefined

Parameter - VV Vertical Retrace Row Count

٧	٧	NO. OF ROW COUNTS PER VATC
0	0	1
0	1	2
1	0	3
1	1	4

Parameter - RRRRRR Vertical Rows/Frame

R	R	R	R	R	R	NO. OF ROWS/FRAM				
0	0	0	0	0	0	1				
0	0	0	0	0	1	2				
0	0	0	0	1	0	3				
						I v				
						!				
1	1	1	1	1	1	64				

Parameter - UUUU Underline Placement

U	U	U	U	UNDERLINE
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
			(
_1	1	1	1	16

Parameter - LLLL Number of Lines per Character Row

L	L	L	L,	NO. OF LINES/ROW						
0	0	0	0	1						
0	0	0	1	2						
0	0	1	0	3						
	-									
				,						
1	1	1	1	16						

Parameter - M Line Counter Mode

M	LINE COUNTER MODE
0	Mode 0 (Non-Offset)
1	Mode 1 (Offset by 1 Count)

Parameter - F Field Attribute Mode

F	FIELD ATTRIBUTE MODE
0	Transparent
1	Non-Transparent

Parameter - CC Cursor Format

С	С	CURSOR FORMAT
0	0	Blinking reverse video block
0	1	Blinking underline
1	0	Nonblinking reverse video block
1	1	Nonblinking underling

Parameter - ZZZZ Horizontal Retrace Count

z	zzzz			NO. OF CHARACTER COUNTS PER HRTC
0	0	0	0	2
0	0	0	1	4
0	0	1	0	6
				<u>,</u>
1	1	1	1	32

Note: uuuu MSB determines blanking of top and bottom linus (1 = blanked, 0 = not blanked).

2. Start Display Command:

	1		1	DATA BUS								
	OPERATION	A ₀	DESCRIPTION Start Display	MSB					LS			
Command	Write			0	0	1	s	s	s	В	В	
Nop	arameters											

SSS BURST SPACE CODE

s	s	s	NO. OF CHARACTE	
0	0	0	0	
0	0	1	7	
0	1	0	15	
0	1	1	23	
1	0	0	31	
1	0	1	39	
1	1	0	47	
1	1	1	55	

B B BURST COUNT CODE

В	В	NO. OF	BURST		ES P	ER
0	0		1			
0	1	2.4	2			
1	0		4	4		
1	1		8		-	

3. Stop Display Command:

	OPERATION	A ₀	DESCRIPTION	M	88	D	ATA	BI	US	L	SB
Command	Write	1	Stop Display	0	1	0	0	0	0	0	0
No	parameters										

Action — Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the "Start Display" command must be given to re-enable the display.

4. Read Light Pen Command

	OPERATION	Ao	DESCRIPTION	M	SB	D	ATA	A B	US	L	SB
Command	Write	1	Read Light Pen	0	1	1	0	0	0	0	0
Parameters	Read Read	0	Char, Number Row Number		har				n A	ow)

Action — The 8275 is conditioned to supply the contents of the light pen position registers in the next two read cycles of the parameter register. Status flags are not affected.

Note: Software correction of light pen position is required.

5. Load Cursor Position:

	OPERATION	Ao	DESCRIPTION	M	SB	D	ATA	BI	US	L	SB
Command	Write	1	Load Cursor	1	0	0	0	0	0	0	0
Parameters	Write	0	Char. Number Row Number		har				n A	ow)

Action — The 8275 is conditioned to place the next two parameter bytes into the cursor position registers. Status flags not affected.

6. Enable Interrupt Command:

	OPERATION	Ao	DESCRIPTION	M	SB	D	ATA	A B	US	L	SB
Command	Write	1	Enable Interrupt	1	0	1	0	0	0	0	0
No	parameters										

Action — The interrupt enable status flag is set and interrupts are enabled.

7. Disable Interrupt Command:

1	OPERATION		DESCRIPTION		CD	DA	ATA	B	US		SB
	OPERATION	Α0	DESCRIPTION	IVI	30	_	_	_	_	_	30
Command	Write	1	Disable Interrupt	1	1	0	0	0	0	0	0
No	parameters										

Action — Interrupts are disabled and the interrupt enable status flag is reset.

8. Preset Counters Command:

	OPERATION	Ao	DESCRIPTION	м	SB	D	ATA	BI	US	L	SB
Command	Write	1	Preset Counters	1	1	1	0	0	0	0	0
No	parameters										

Action — The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.

This command is useful for system debug and synchronization of clustered CRT displays on a single CPU.

8275

Status Flags

	OPERATION	Ao	DESCRIPTION	MSB DATA BU	S LSB
Command	Read	1	Status Word	O IE IR LPIC VE	OU FO

- IE (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a "Start Display" command and reset with the "Reset" command.
- IR (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.
- LP This flag is set when the light pen input (LPEN) is activated and the light pen registers have been loaded. This flag is automatically reset after a status read.

- IC (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.
- VE (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a "Start Display" command, and reset on a "Stop Display" or "Reset" command.
- DU (DMA Underrun) This flag is set whenever a data underrun occurs during DMA transfers. Upon detection of DU, the DMA operation is stopped and the screen is blanked until after the vertical retrace interval. This flag is reset after a status read.
- FO (FIFO Overrun) This flag is set whenever the FIFO is overrun. It is reset on a status read.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias.	 	0°C to 70°C
Storage Temperature		
Voltage On Any Pin		
With Respect to Ground	 	0.5V to +7V
Power Dissipation		

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5V \pm 5\%$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	٧	
VIH	Input High Voltage	2.0	V _{CC} +0.5V	V	
VOL	Output Low Voltage		0.45	V	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400 μA
I _{IL}	Input Load Current		±10	μА	V _{IN} = V _{CC} to 0V
OFL	Output Float Leakage		±10	μА	V _{OUT} = V _{CC} to 0V
lcc	V _{CC} Supply Current		160	mA	

CAPACITANCE

TA = 25°C; VCC = GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
CIN	Input Capacitance		10	pF	f _c = 1 MHz
C _{1/O}	I/O Capacitance		20	pF	Unmeasured pins returned to V _{SS} .

8275

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Bus Parameters (Note 1)

Read Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tar	Address Stable Before READ	0		ns	
t _{RA}	Address Hold Time for READ	0		ns	
t _{RR}	READ Pulse Width	250		ns	
t _{RD}	Data Delay from READ		200	ns	C ₁ = 150 pF
t _{DF}	READ to Data Floating	20	100	ns	

Write Cycle:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{AW}	Address Stable Before WRITE	0		ns	
t _{WA}	Address Hold Time for WRITE	0		ns	
tww	WRITE Pulse Width	250		ns	
t _{DW}	Data Setup Time for WRITE	150		ns	
t _{WD}	Data Hold Time for WRITE	0		ns	

Clock Timing:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tCLK	Clock Period	320		ns	
t _{KH}	Clock High	120		ns	
t _{KL}	Clock Low	120		ns	
tKR	Clock Rise	5	30	ns	
tKF	Clock Fall	5	30	ns	

Note 1: AC timings measured at VOH = 2.0, VOL = 0.8


Write Timing




Clock Timing



Read Timing



Input Waveforms (For A.C. Tests)



Other Timing:

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tcc	Character Code Output Delay		150	ns	C _L = 50 pF
thR	Horizontal Retrace Output Delay		150	ns	C _L = 50 pF
tLC	Line Count Output Delay		250	ns	C _L = 50 pF
tat	Control/Attribute Output Delay		250	ns	C _L = 50 pF
tvR	Vertical Retrace Output Delay		250	ns	C _L = 50 pF
tiR	IRQ↑ from CCLK↓		250	ns	C _L = 50 pF
tai	IRQ↓ from Rd↑		250	ns	C _L = 50 pF
tka	DRQ↑ from CCLK↓		250	ns	C _L = 50 pF
two	DRQ† from WR†		250	ns	C _L = 50 pF
tRO	DRQ1 from WR1		250	ns	C _L = 50 pF
tLR	DACK↓ to WR↓	0		ns	
t _{RL}	WR↑ to DACK↑	0		ns	
tpR	LPEN Rise		50	ns	
t _{PH}	LPEN Hold	100		ns	

Note: Timing measurements are made at the following reference voltages: Output "1" = 2.0V, "0" = 0.8V.

WAVEFORMS




Figure 25. Typical Dot Level Timing




Figure 26. Line Timing




Figure 27. Row Timing




Figure 28. Frame Timing




Figure 29. Interrupt Timing







Figure 30. DMA Timing

8257/8257-5 PROGRAMMABLE DMA CONTROLLER

- MCS-85TM Compatible 8257-5
- 4-Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal Count and Modulo 128 Outputs

- Auto Load Mode
- Single TTL Clock
- Single + 5V Supply
- Expandable
- 40-Pin Dual In-Line Package

The Intel® 8257 is a 4-channel direct memory access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel® microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus in accomplished via the CPU's hold function. The 8257 has priority logic that resolves the peripherals requests and issues a composite hold request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete. Other output control signals simplify sectored data transfers and expansion to other 8257 devices for systems that require more than 4 channels of DMA controlled transfer. The 8257 represents a significant savings in component count for DMA-based microcomputer systems and greatly simplifies the transfer of data at high speed between peripherals and memories.



FUNCTIONAL DESCRIPTION

General

The 8257 is a programmable, Direct Memory Access (DMA) device which, when coupled with a single Intel® 8212 I/O port device, provides a complete four-channel DMA controller for use in Intel® microcomputer systems. After being initialized by software, the 8257 can transfer a block of data, containing up to 16,384 bytes, between memory and a peripheral device directly, without further intervention required of the CPU. Upon receiving a DMA transfer request from an enabled peripheral, the 8257:

- · Acquires control of the system bus.
- Acknowledges that requesting peripheral which is connected to the highest priority channel.
- Outputs the least significant eight bits of the memory address onto system address lines A₀-A₇, outputs the most significant eight bits of the memory address to the 8212 I/O port via the data bus (the 8212 places these address bits on lines A₈-A₁₅), and
- Generates the appropriate memory and I/O read/ write control signals that cause the peripheral to receive or deposit a data byte directly from or to the addressed location in memory.

The 8257 will retain control of the system bus and repeat the transfer sequence, as long as a peripheral maintains its DMA request. Thus, the 8257 can transfer a block of data to/from a high speed peripheral (e.g., a sector of data on a lloppy disk) in a single "burst". When the specified number of data bytes have been transferred, the 8257 activates its Terminal Count (TC) output, informing the CPU that the operation is complete.

The 8257 offers three different modes of operation: (1) DMA read, which causes data to be transferred from memory to a peripheral; (2) DMA write, which causes data to be transferred from a peripheral to memory; and (3) DMA verify, which does not actually involve the transfer of data. When an 8257 channel is in the DMA verify mode, it will respond the same as described for transfer operations, except that no memory or I/O read/write control signals will be generated, thus preventing the transfer of data. The 8257, however, will gain control of the system bus and will acknowledge the peripheral's DMA request for each DMA cycle. The peripheral can use these acknowledge signals to enable an internal access of each byte of a data block in order to execute some verification procedure, such as the accumulation of a CRC (Cyclic Redundancy Code) checkword. For example, a block of DMA verify cycles might follow a block of DMA read cycles (memory to peripheral) to allow the peripheral to verify its newly acquired data.

Block Diagram Description

1. DMA Channels

The 8257 provides four separate DMA channels (labeled CH-0 to CH-3). Each channel includes two sixteen-bit registers: (1) a DMA address register, and (2) a terminal count register. Both registers must be initialized before a channel is enabled. The DMA address register is loaded with the address of the first memory location to be accessed. The value loaded into the low-order 14-bits of the terminal count register specifies the number of DMA cycles minus one before the Terminal Count (TC) output is activated. For instance, a terminal count of 0 would cause the TC output to be active in the first DMA cycle for that channel. In general, if N = the number of desired DMA cycles, load the value N-1 into the low-order 14-bits of the terminal count register. The most significant two bits of the terminal count register specify the type of DMA operation for that channel:




Figure 1. 8257 Block Diagram Showing DMA Channels

These two bits are not modified during a DMA cycle, but can be changed between DMA blocks.

Each channel accepts a DMA Request (DRQn) input and provides a DMA Acknowledge (DACKn) output:

(DRQ 0-DRQ 3)

DMA Request: These are individual asynchronous channel request inputs used by the peripherals to obtain a DMA cycle. If not in the rotating priority mode then DRQ 0 has the highest priority and DRQ 3 has the lowest. A request can be generated by raising the request line and holding it high until DMA acknowledge. For multiple DMA cycles (Burst Mode) the request line is held high until the DMA acknowledge of the last cycle arrives.

(DACK 0 - DACK 3)

DMA Acknowledge: An active low level on the acknowledge output informs the peripheral connected to that channel that it has been selected for a DMA cycle.

BIT 15	BIT 14	TYPE OF DMA OPERATION
0	0	Verify DMA Cycle
0	1	Write DMA Cycle
1	0	Read DMA Cycle
1	1	(Illegal)

2. Data Bus Buffer

This three-state, bi-directional, eight bit buffer interfaces the 8257 to the system data bus:

$(D_0 - D_7)$

Data Bus Lines: These are bi-directional three-state lines. When the 8257 is being programmed by the CPU, eightbits of data for a DMA address register, a terminal count register or the Mode Set register are received on the data bus. When the CPU reads a DMA address register, a terminal count register or the Status register, the data is soft to the CPU over the data bus. During DMA cycles (when the 8257 is the bus master), the 8257 will output the most significant eight-bits of the memory address (from one of the DMA address registers) to the 8212 latch via the data bus. These address bits will be transferred at the beginning of the DMA cycle; the bus will then be released to handle the memory data transfer during the balance of the DMA cycle.




Figure 2. 8257 Block Diagram Showing Data Bus Buffer

3. Read/Write Logic

When the CPU is programming or reading one of the 8257's register (i.e., when the 8257 is a "slave" device on the system bus), the Read/Write Logic accepts the I/O Read (I/OR) or I/O Write (I/OW) signal, decodes the least significant four address bits, (A₀-A₃), and either writes the contents of the data bus into the addressed register (if I/OW is true) or places the contents of the addressed register onto the data bus (if I/OR is true).

During DMA cycles (i.e., when the 8257 is the bus "master"), the Read/Write Logic generates the I/O read and memory write (DMA write cycle) or I/O Write and memory read (DMA read cycle) signals which control the data link with the peripheral that has been granted the DMA cycle.

Note that during DMA transfers Non-DMA I/O devices should be de-selected (disabled) using "AEN" signal to inhibit I/O device decoding of the memory address as an erroneous device address.

(VOR)

I/O Read: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the 8-bit status register or the upper/lower byte of a 16-bit DMA address register or terminal count register to be read. In the "master" mode, I/OR is a control output which is used to access data from a peripheral during the DMA write cycle.

(VOW)

I/O Write: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the contents of the data bus to be loaded into the 8-bit mode set register or the upper/lower byte of a 16-bit DMA address register or terminal count register. In the "master" mode, I/OW is a control output which allows data to be output to a peripheral during a DMA read cycle.

(CLK)

Clock Input: Generally from an Intel® 8224 Clock Generator device. (ϕ 2 TTL)

(RESET)

Reset: An asynchronous input (generally from an 8224 device) which clears all control lines and disables all DMA channels by clearing the mode register.

(A₀-A₃)

Address Lines: These least significant four address lines are bi-directional. In the "slave" mode they are inputs which select one of the registers to be read or programmed. In the "master" mode, they are outputs which constitute the least significant four bits of the 16-bit memory address generated by the 8257.

(CS)

Chip Select: An active-low input which enables the I/O Read or I/O Write input when the 8257 is being read or programmed in the "slave" mode. In the "master" mode, CS is automatically disabled to prevent the chip from selecting itself while performing the DMA function.




Figure 3. 8257 Block Diagram Showing Read/Write Logic Function

4. Control Logic

This block controls the sequence of operations during all DMA cycles by generating the appropriate control signals and the 16-bit address that specifies the memory location to be accessed.

(A4-A7)

Address Lines: These four address lines are three-state outputs which constitute bits 4 through 7 of the 16-bit memory address generated by the 8257 during all DMA cycles.

(READY)

Ready: This asynchronous input is used to elongate the memory read and write cycles in the 8257 with wait states if the selected memory requires longer cycles.

(HRQ)

Hold Request: This output requests control of the system bus. In systems with only one 8257, HRQ will normally be applied to the HOLD input on the CPU.

(HLDA)

Hold Acknowledge: This input from the CPU indicates that the 8257 has acquired control of the system bus.

(MEMR)

Memory Read: This active-low three-state output is used to read data from the addressed memory location during DMA Read cycles.

(MEMW)

Memory Write: This active-low three-state output is used to write data into the addressed memory location during DMA Write cycles.

(ADSTB)

Address Strobe: This output strobes the most significant byte of the memory address into the 8212 device from the data bus.

(AEN)

Address Enable: This output is used to disable (float) the System Data Bus and the System Control Bus. It may also be used to disable (float) the System Address Bus by use of an enable on the Address Bus drivers in systems to inhibit non-DMA devices from responding during DMA cycles. It may be further used to isolate the 8257 data bus from the System Data Bus to facilitate the transfer of the 8 most significant DMA address bits over the 8257 data I/O pins without subjecting the System Data Bus to any timing constraints for the transfer. When the 8257 is used in an I/O device structure (as opposed to memory mapped), this AEN output should be used to disable the selection of an I/O device when the DMA address is on the address bus. The I/O device selection should be determined by the DMA acknowledge outputs for the 4 channels.

(TC)

Terminal Count: This output notifies the currently selected peripheral that the present DMA cycle should be the last cycle for this data block. If the TC STOP bit in the Mode Set register is set, the selected channel will be automatically disabled at the end of that DMA cycle. TC is activated when the 14-bit value in the selected channel's terminal count register equals zero. Recall that the low-order 14-bits of the terminal count register should be loaded with the values (n-1), where n = the desired number of the DMA cycles.

(MARK)

Modulo 128 Mark: This output notifies the selected peripheral that the current DMA cycle is the 128th cycle since the previous MARK output. MARK always occurs at 128 (and all multiples of 128) cycles from the end of the data block. Only if the total number of DMA cycles (n) is evenly divisable by 128 (and the terminal count register was loaded with n-1), will MARK occur at 128 (and each succeeding multiple of 128) cycles from the beginning of the data block.





Figure 4. 8257 Block Diagram Showing Control Logic and Mode Set Register

5. Mode Set Register

When set, the various bits in the Mode Set register enable each of the four DMA channels, and allow four different options for the 8257:




The Mode Set register is normally programmed by the CPU after the DMA address register(s) and terminal count register(s) are initialized. The Mode Set Register is cleared by the RESET input, thus disabling all options, inhibiting all channels, and preventing bus conflicts on power-up. A channel should not be left enabled unless its DMA address and terminal count registers contain valid values; otherwise, an inadvertent DMA request (DRQn) from a peripheral could initiate a DMA cycle that would destroy memory data.

The various options which can be enabled by bits in the Mode Set register are explained below:

Rotating Priority Bit 4

In the Rotating Priority Mode, the priority of the channels has a circular sequence. After each DMA cycle, the priority of each channel changes. The channel which had just been serviced will have the lowest priority.



If the ROTATING PRIORITY bit is not set (set to a zero), each DMA channel has a fixed priority. In the fixed priority mode, Channel 0 has the highest priority and Channel 3 has the lowest priority. If the ROTATING PRIORITY bit is set to a one, the priority of each channel changes after each DMA cycle (not each DMA request). Each channel moves up to the next highest priority assignment, while the channel which has just been serviced moves to the lowest priority assignment:

9.00	CHANNEL -> JUST SERVICED	СН-0	CH-1	CH-2	сн-з
Priority ->	Highest	CH-1	CH-2	СН-3	CH-0
Assignments	A	CH-2	CH-3	CH-0	CH-1
	V	CH-3	CH-0	CH-1	CH-2
	Lowest	CH-0	CH-1	CH-2	CH-3

Note that rotating priority will prevent any one channel from monopolizing the DMA mode; consecutive DMA cycles will service different channels if more than one channel is enabled and requesting service. All DMA operations began with Channel 0 initially assigned to the highest priority for the first DMA cycle.

Extended Write Bit 5

If the EXTENDED WRITE bit is set, the duration of both the MEMW and I/OW signals is extended by activating them earlier in the DMA cycle. Data transfers within microcomputer systems proceed asynchronously to allow use of various types of memory and I/O devices with different access times. If a device cannot be accessed within a specific amount of time it returns a "not ready" indication to the 8257 that causes the 8257 to insert one or more wait states in its internal sequencing. Some devices are fast enough to be accessed without the use of wait states, but if they generate their READY response with the leading edge of the I/OW or MEMW signal (which generally occurs late in the transfer sequence), they would normally cause the 8257 to enter a wait state because it does not receive READY in time. For systems with these types of devices, the Extended Write option provides alternative timing for the I/O and memory write signals which allows the devices to return an early READY and prevents the unnecessary occurrence of wait states in the 8257, thus increasing system throughput.

TC Stop Bit 6

If the TC STOP bit is set, a channel is disabled (i.e., its enable bit is reset) after the Terminal Count (TC) output goes true, thus automatically preventing further DMA operation on that channel. The enable bit for that channel must be re-programmed to continue or begin another DMA operation. If the TC STOP bit is not set, the occurrence of the TC output has no effect on the channel enable bits. In this case, it is generally the responsibility of the peripheral to cease DMA requests in order to terminate a DMA operation.

Auto Load Bit 7


The Auto Load mode permits Channel 2 to be used for repeat block or block chaining operations, without immediate software intervention between blocks. Channel 2 registers are initialized as usual for the first data block; Channel 3 registers, however, are used to store the block re-initialization parameters (DMA starting address, terminal count and DMA transfer mode). After the first block of DMA cycles is executed by Channel 2 (i.e., after the TC output goes true), the parameters stored in the Channel 3 registers are transferred to Channel 2 during an "update" cycle. Note that the TC STOP feature, described above, has no effect on Channel 2 when the Auto Load bit is set.

If the Auto Load bit is set, the initial parameters for Channel 2 are automatically duplicated in the Channel 3 registers when Channel 2 is programmed. This permits repeat block operations to be set up with the programming of a single channel. Repeat block operations can be used in applications such as CRT refreshing. Channels 2 and 3 can still be loaded with separate values if Channel 2 is loaded before loading Channel 3. Note that in the Auto Load mode, Channel 3 is still available to the user if the Channel 3 enable bit is set, but use of this channel will change the values to be auto loaded into Channel 2 at update time. All that is necessary to use the Auto Load feature for chaining operations is to reload Channel 3 registers at the conclusion of each update cycle with the new parameters for the next data block transfer.

Each time that the 8257 enters an update cycle, the update flag in the status register is set and parameters in Channel 3 are transferred to Channel 2, non-destructively for Channel 3. The actual re-initialization of Channel 2 occurs at the beginning of the next channel 2 DMA cycle after the TC cycle. This will be the first DMA cycle of the new data block for Channel 2. The update flag is cleared at the conclusion of this DMA cycle. For chaining operations, the update flag in the status register can be monitored by the CPU to determine when the re-initialization process has been completed so that the next block parameters can be safely loaded into Channel 3.

6. Status Register

The eight-bit status register indicates which channels have reached a terminal count condition and includes the update flag described previously.



The TC status bits are set when the Terminal Count (TC) output is activated for that channel. These bits remain set until the status register is read or the 8257 is reset. The UPDATE FLAG, however, is not affected by a status register read operation. The UPDATE FLAG can be cleared by resetting the 8257, by changing to the non-auto load mode (i.e., by resetting the AUTO LOAD bit in the Mode Set register) or it can be left to clear itself at the completion of the update cycle. The purpose of the UPDATE FLAG is to prevent the CPU from inadvertently skipping a data block by overwriting a starting address or terminal count in the Channel 3 registers before those parameters are properly auto-loaded into Channel 2.




Figure 5. Autoload Timing

8257 Register Selection

		AD	-	-	178	-		*80	DIREC	TION	AL DA	YA BU	•	_
REGISTER	-		A:		~	**	0	D.	D1	0.	9,	Dy	в,	8.
CH-0 DMA AARTHA	LH			:	:	:	*	4	A-	4	A.	*	*	2
CR-6 Terrebul Court	1.00	1	:	:	:		6	G.	6.	6.	6. C.	e:	6,	3
DH-1 DMA AAR	1.00	1	:	1	:		-	-0				-	(72)	
Chi-1 Turning Court	138	:	:	1	1	:								
CH-2 DMA Assess	1.00	:	1	:	:	:	-	-0	-					
Con-2 Torreson Court	100	:	1	:	:	:								
CH-3 DHA AAA	LAB	:	1:	1;	:	;	-	- 0	-					
CO-3 Turnstrat Court	1.00	:	1:	1:	1:	1					1			
MODE BET (Propose sent)	-	1						708		~	END		0.00	100
STATUS (Peed only)	-	1								-	703	768	TCI	110

"Au-A.) Dath Starting Astronic Co-C.) Terrand Count value (N-1). Re and MY Dath Verdy (DD) Write (D1) or Rend (10) cycle serection.

A) Audit Land TCS TCSTOP EW EXTENDED WRITE RIP ROTATING PRIORITY, ERD-END CHARMES, ENABLE MASK, UP. UPDATE

PLAG TOS TO TERMINAL COUNT STATUS BY




Figure 6. DMA Operation State Diagram

Programming and Reading the 8257 Registers

There are four pairs of "channel registers": each pair consisting of a 16-bit DMA address register and a 16-bit terminal count register (one pair for each channel). The 8257 also includes two "general registers": one 8-bit Mode Set register and one 8-bit Status register. The registers are loaded or read when the CPU executes a write or read instruction that addresses the 8257 device and the appropriate register within the 8257. The 8228 generates the appropriate read or write control signal igenerally I/OR or I/OW while the CPU places a 16-bit address on the system address bus, and either outputs the data to be written onto the system data bus or accepts the data being read from the data bus. All or some of the most significant 12 address bits A4-A15 (depending on the systems memory, I/O configuration) are usually decoded to produce the chip select (CS) input to the 8257. An I/O Write input (or Memory Write in memory mapped I/O configurations, described below) specifies that the addressed register is to be programmed, while an I/O Read input (or Memory Read) specifies that the addressed register is to be read. Address bit 3 specifies whether a channel register" (A3 = 0) or the Mode Set (program only)/Status (read only) register (A3 = 1) is to be accessed.

The least significant three address bits, A_0 - A_2 , indicate the specific register to be accessed. When accessing the Node Set or Status register, A_0 - A_2 are all zero. When accessing a channel register bit A_0 differentiates between the DMA address register ($A_0 = 0$) and the terminal count register ($A_0 = 1$), while bits A_1 and A_2 specify one of the

CONTROL INPUT	cs	I/OW	I/OR	A
Program Half of a Channel Register	0	0	1	0
Read Half of a Channel Register	0	1	0	0
Program Mode Set Register	0	0	1	1
Read Status Register	0	1	0	1

"ur channels. Because the "channel registers" are 16-:15, two program instruction cycles are required to load read an entire register. The 8257 contains a first/last FL) flip flop which toggles at the completion of each rannel program or read operation. The F/L flip flop x'ermines whether the upper or lower byte of the register 110 be accessed. The F/L flip flop is reset by the RESET but and whenever the Mode Set register is loaded. To **Intain proper synchronization when accessing the mannel registers" all channel command instruction terations should occur in pairs, with the lower byte of a rister always being accessed first. Do not allow CS to xk while either I/OR or I/OW is active, as this will cause r erroneous F/L flip flop state. In systems utilizing an "errupt structure, interrupts should be disabled prior to ri paired programming operations to prevent an "errupt from splitting them. The result of such a split "Jid leave the F/L F/F in the wrong state. This problem is aticularly obvious when other DMA channels are grammed by an interrupt structure.

DMA Operation

Internal 8257 operations may proceed through seven different states. The duration of a state is defined by the clock input. When the 8257 is not executing a DMA cycle. it is in the idle state, S1. A DMA cycle begins when one or more DMA Request (DRQn) lines become active. The 8257 then enters state So, sends a Hold Request (HRQ) to the CPU and waits for as many So states as are necessary for the CPU to return a Hold Acknowledge (HLDA). For each So state, the DMA Request lines are again sampled and DMA priority is resolved (according to the fixed or rotating priority scheme). When HLDA is received, the DMA Acknowledge (DACKn) line for the highest priority requesting channel is activated, thus selecting that channel and its peripheral for the DMA cycle. The 8257 then proceeds to state S₁. Note that the DMA Request (DRQn) input should remain high until either DACKn is received for a single DMA cycle service, or until both the DACKn and TC outputs are received when transferring an entire data block in a "burst" mode. If the 8257 should lose control of the system bus (i.e., if HLDA goes false), the DMA Acknowledge will be removed after the current DMA cycle is completed and no more DMA cycles will occur until the 8257 again acquires control of the system bus.


Each DMA cycle will consist of at least four internal states: S_1, S_2, S_3 , and S_4 . If the access time for the memory or I/O devices involved is not fast enough to return the required READY response and complete a byte transfer within the specified amount of time, one or more wait states (SW) are inserted between states S_1 and S_4 . Recall that in certain cases the Extended Write option can eliminate the need for a wait state. Note that a READY response is not required during DMA verify cycles. Specified minimum/maximum values for READY setup time (I_{RS}), write data setup time (I_{DW}), read data access time (I_{RD}) and HLDA setup time (I_{DW}), are listed under A.C. CHARACTERISTICS and are illustrated in the accompanying timing diagrams.

During DMA write cycles, the I/O Read (I/OR) output is generated at the beginning of state S₂ and the Memory Write (MEMW) output is generated at the beginning of S₁. During DMA read cycles, the Memory Read (MEMR) output is generated at the beginning of state S₂ and the I/O Write (I/OW) output goes true at the beginning of of state S₃. Recall that no read or write control signals are generated during DMA verify cycles. Extended WR for MEM and I/O will be generated in S₂.

Memory Mapped I/O Configurations

The 8257 can be connected to the system bus as a memory device instead of as an I/O device for memory mapped I/O configurations by connecting the system memory control lines to the 8257's I/O control lines and the system I/O control lines to the 8257's memory control lines.

This configuration permits use of the 8080's considerably larger repertoire of memory instructions when reading or loading the 8257's registers. Note that with this connection, the programming of the Read (bit 15) and Write (bit 14) bits in the terminal count register will have a different meaning:



,	BIT 14 WRITE	BIT 15 READ
DMA Verily Cyca	0	0
DMA Read Cycle	1	0
DMA Write Cythe	0	1
Illegal	1	1

Figure 7. System Interface for Memory Mapped I/O

Figure 8. TC Register for Memory Mapped VO On't




Figure 9. Detailed System Interface Schematic

SYSTEM APPLICATION EXAMPLES




Figure 10. Floppy Disk Controller (4 Drives)




Figure 11. High-Speed Communication Controller

ABSOLUTE MAXIMUM RATINGS*

 Ambient Temperature Under Bias.
 0°C to 70°C

 Storage Temperature
 −65°C to +150°C

 Voltage on Any Pin
 −0.5V to +7V

 Power Dissipation
 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	Volts	
VIH	Input High Voltage	2.0	V _{CC} +.5	Volts	
VOL	Output Low Voltage		0.45	Volts	l _{OL} = 1.6 mA
Voн	Output High Voltage	2.4	Vcc	Volts	I _{OH} =-150μA for AB, DB and AEN I _{OH} =-80μA for others
V _{HH}	HRQ Output High Voltage	3.3	Vcc	Volts	lo _H = -80μA
Icc	V _{CC} Current Drain		120	mA	
l _L	Input Leakage		±10	μА	V _{IN} = V _{CC} to 0V
OFL	Output Leakage During Float		±10	μА	Vout = Vcc to 0V

CAPACITANCE

TA = 25°C; VCC = GND = 0V

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C _{1/O}	I/O Capacitance	-14		20	pF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS: PRIPHERAL (SLAVE) MODE

 $T_A = 0$ °C to 70°C, $V_{CC} = 5.0V \pm 5\%$; GND = 0V (Note 1).

8080 Bus Parameters

Read Cycle:

			8257				3 10
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Test Conditions
TAR	Adr or CS↓ Setup to RD↓	0		0		ns	
TRA	Adr or CST Hold from RDT	0		0		ns	0
T _{RD}	Data Access from RD↓	0	300	0	200	ns	(Note 2)
T _{DF}	DB→Float Delay from RD↑	20	150	20	100	ns	
T _{RR}	RD Width	250		250		ns	

Write Cycle:

Symbol	Parameter	8257	8257-5	Unit	Test Conditions
		Min. Max.	Min. Max.		
TAW	Adr Setup to WR↓	20	20	ns	
TWA	Adr Hold from WR↑	0	0	ns	
T _{DW}	Data Setup to WR↑	200	200	ns	
T _{WD}	Data Hold from WR↑	0	0	ns	
Tww	WR Width	200	200	ns	


Other Timing:

Symbol	Parameter	8257	8257-5	Unit	Test Conditions
		Min. Max.	Min. Max.		
T _{RSTW}	Reset Pulse Width	300	300	ns	
T _{RSTD}	Power Supply† (VCC) Setup to Reset↓	500	500	μs	
T,	Signal Rise Time	20	20	ns	
Tf	Signal Fall Time	20	20	ns	
TRSTS	Reset to First IOWR	2	2	tcy	


Notes: 1. All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V Output "1" at 2.0V, "0" at 0.8V

8257 PERIPHERAL MODE TIMING DIAGRAMS


Write Timing:



Read Timing:



Input Waveform for A.C. Tests:



8257/8257-5

A.C. CHARACTERISTICS: DMA (MASTER) MODE $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5V \pm 5\%$, GND = 0V


		8257		8257-	5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	דומט
TCY	Cycle Time (Period)	0.320	4	320	4	μs
Τθ	Clock Active (High)	120	.8TCY	80	.8T _{CY}	ns
Tas	DRQ↑ Setup to 0 ↓ (SI,S4)	120		120		
Тан	DRQ↓ Hold from HLDA↑[4]	0		0		
Τρα	HRQ† or \downarrow Delay from θ †(SI,S4) (measured at 2.0V)[1]		160		160	ns
T _{DQ1}	HRQ† or \downarrow Delay from θ †(SI,S4) (measured at 3.3V)[3]		250		250	ns
Гнѕ	HLDA↑ or ↓Setup to θ↓(SI,S4)	100		100		ns
TAEL	AEN† Delay from 0 \(\(\sigma\)[1]		300		300	ns
FAET	AEN↓ Delay from θ↑(SI)[1]		200		200	ns
TAEA	Adr (AB) (Active) Delay from AEN†(S1)[4]	20		20		ns
TFAAB	Adr(AB)(Active) Delay from θ↑(S1)[2]		250		250	ns
TAFAB	Adr(AB)(Float) Delay from θ↑(SI)[2]	#-	150		150	ns
TASM	Adr (AB) (Stable) Delay from 8 † (S1)[2]		250		250	ns
Ган	Adr (AB) (Stable) Hold from θ↑(S1)[2]	T _{ASM} -50		T _{ASM} -50		
TAHR	Adr(AB)(Valid) Hold from Rd†(S1,SI)[4)	60		60		ns
AHW	Adr(AB)(Valid) Hold from Wrt (S1,SI)[4]	300		300		ns
FADB	Adr(DB)(Active) Delay from θ↑(S1)[2]		300		300	ns
TAFDB	Adr(DB)(Float) Delay from θ↑(S2)[2]	T _{STT} +20	250	T _{STT} +20	170	ns
T _{ASS}	Adr(DB) Setup to AdrStb + (S1-S2)[4]	100		100		ns
TAHS	Adr(DB)(Valid) Hold from AdrStb1(S2)[4]	50	40	50		ns
STL	AdrStb† Delay from θ †(S1)[1]		200		200	ns
TSTT	AdrStb↓ Delay from θ↑(S2)[1]		140		140	ns
Tsw	AdrStb Width (S1-S2)[4]	T _{CY} -100	VI.	T _{CY} -100		ns
TASC	Rd or Wr(Ext) Delay from AdrStb (S2)[4]	70		70		ns
Трвс	Rd↓ or Wr(Ext)↓ Delay from Adr(DB) (Float)(S2)[4]	20		20		ns
TAK	DACK1 or \downarrow Delay from $\theta \downarrow$ (S2,S1) and TC/Mark1 Delay from $\theta \uparrow$ (S3) and TC/Mark1 Delay from $\theta \uparrow$ (S4) $^{[1,5]}$		250		250	ns
DCL	$\overline{Rd}\downarrow$ or $\overline{Wr}(Ext)\downarrow$ Delay from $\theta\uparrow(S2)$ and $\overline{Wr}\downarrow$ Delay from $\theta\uparrow(S3)^{[2,6]}$		200		200	ns
Тост	$\overline{Rd}\uparrow$ Delay from $\theta\downarrow$ (S1,SI) and $\overline{Wr}\uparrow$ Delay from $\theta\uparrow$ (S4) ^{12,7}		200		200	ns
FAC	Rd or Wr (Active) from 0 1 (S1)[2]		300		300	ns
TAFC	Rd or Wr (Float) from θ↑(SI)[2]		150		150	ns
RWM	Rd Width (S2-S1 or SI)[4]	2T _{CY} + T _θ -50		2T _{CY} + T _θ -50		ns
Twww.	Wr Width (S3-S4)[4]	T _{CY} -50		T _{CY} -50		ns
TwwmE	Wr(Ext) Width (S2-S4)[4]	2T _{CY} -50		2T _{CY} -50		ns
TRS	READY Set Up Time to θ↑ (S3, Sw)	30		. 30		ns
TRH	READY Hold Time from θ↑ (S3, Sw)	20		20		ns

Notes: 1. Load = 1 TTL. 2. Load = 1 TTL + 50pF. 3. Load = 1 TTL + (R_L = 3.3K), V_{OH} = 3.3V. 4. Tracking Specification. 5. ΔT_{AK} < 50 ns. 6. ΔT_{DCL} < 50 ns. 7. ΔT_{DCT} < 50 ns.



8257/8257-5

DMA MODE WAVEFORMS



8212/3212* 8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current 0.25 mA Max
- . 3-State Outputs
- Outputs Sink 15 mA

- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches, and Multiplexers in Microcomputer Systems
- Reduces System Package Count

the Intel® 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

Note: The specifications for the 3212 are identical with those for the 8212.


PIN CONFIGURATION



PIN NAMES

Di Die	DATA IN
DO ₁ -DO ₈	DATA OUT
DS, -DS2	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overides Reset (CLR).)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs DS1, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When DS1 is low and DS2 is high (DS1 · DS2) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic (DS1 · DS2). When MD is low (input mode) the output buffer state is determined by the device selection logic (DS1 . DS2) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered. Figure 1. Service Flip-Flop Function

Service Regeust Flip-Flop

The (SR) flip-flop is used to generate and cointerrupts in microcomputer systems. It is as,chronously set by the CLR input (active low). Vice the (SR) flip-flop is set it is in the non-interruption state.

The output of the (SR) flip-flop (Q) is connected. an inverting input of a "NOR" gate. The other to the "NOR" gate is non-inverting and is connected to the device selection logic (DS1 · DS2). The outof the "NOR" gate (INT) is active low (interruc"... state) for connection to active low input prices. generating circuits.



8212/3212

APPLICATIONS OF THE 8212 — FOR MICROCOMPUTER SYSTEMS

- · Basic schematic symbols
- · Gated buffer
- · Bidirectional bus driver
- · Interrupting input port

- · Interrupt instruction port
- · Output port
- · 8080A status latch
- · 8085A address latch

Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




Figure 2. Basic Schematic Symbols

Gated Buffer (3-State)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe aput high, the data latch is acting as a straight mrough gate. The output buffers are then enabled from the device selection logic $\overline{DS1}$ and $\overline{DS2}$.

When the device selection logic is false, the outputs are 3-state.

when the device selection logic is true, the input tala from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.




Figure 3. Gated Buffer (3-State)

Bidirectional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS1 on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.




Figure 4. Bidirectional Bus Driver

Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true enabling the system input data onto the data bus.




Figure 5. Interrupting Input Port



Figure 6. Interrupt Instruction Port

Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).

Output Port (With Handshaking)

The 8212 can be used to transmit data from the data pus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It is n turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. (DS1 • DS2)




Figure 8. 8080 Status Latch

8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch s directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time.

It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.




Figure 7. Output Port (With Handshaking)

8212/3212

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias plastic	0°C to 75°C
Storage temperature	0°C to 75°C
All output or supply voltages	0.5V to + 7V
All input voltages	- 1.0V to + 5.5V
Output currents	100 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a strait rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C \text{ to } +75^{\circ}C \quad V_{CC} = +5V \pm 5\%$


Cumba!	Parameter	16	Limits		Unit	Test Conditions	
Symbol	Parameter	Min.	Тур.	Max.	J.III	Tool Containons	
ļ _Ē	Input Load Current ACK, DS ₂ , CR, DI,-DI ₂ Inputs			25	mA	V _F = .45V	
l _E	Input Load Current MD Input			75	mA	$V_{\rm f} = .45V$	
l _t	Input Load Current DS, Input	1 100	16	-1.0	mA	$V_F = .45V$	
l _k	Input Leakage Current ACK, DS, CR, DI,-DI, Inputs			10	μΑ	V _R € V _{CC}	
la.	Input Leakage Current MO Input		-	30	μΑ	V _R ≼V _{CC}	
le.	Input Leakage Current DS, Input			40	μΑ	V _R ≤ V _{CC}	
Vc	Input Forward Voltage Clamp		7.7	-1	V	$I_C = -5 \text{ mA}$	
VIL	Input "Low" Voltage	1		.85	V	Di.	
VIH	Input "High" Voltage	2.0			V		
Vol	Output "Low" Voltage		W	.45	V	$I_{OL} = 15 \text{ mA}$	
V _{OH}	Output "High" Voltage	3.65	4.0		V	$I_{OH} = -1 \text{ mA}$	
Isc	Short Circuit Output Current	-15	-	-75	mA	$V_0 = 0V, V_{CC} = 5.0V$	
I _o	Output Leakage Current High Impedance State		9	20	μΑ	$V_0 = .45V/5.25V$	
Icc	Power Supply Current		90	130	mA		

TYPICAL CHARACTERISTICS


INPUT CURRENT VS. INPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE




OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE




DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE




DATA TO OUTPUT DELAY VS. TEMPERATURE



WRITE ENABLE TO OUTPUT DELAY
VS. TEMPERATURE



TIMING DIAGRAM



8212/3212

A.C. CHARACTERISTICS

T. = 0°C to +75°C, V_{CC} = +5V ±5%

			Limits		Unit	Test Conditions
Symbol	Parameter Pulse Width Data To Output Delay Write Enable To Output Delay Data Setup Time Data Hold Time	Min.	Тур.	Max.	J	
,.	Pulse Width	25			ns	
N3	Data To Output Delay			30	ns	
	Write Enable To Output Delay		F1 E1	40	ns	
	Data Setup Time	15		1	ns	
	Data Hold Time	20			ns	
	Reset To Output Delay		6	40	ns	
	Set To Output Delay		1	30	ns	
	Output Enable/Disable Time	9		45	ns	
	Clear To Output Delay			55	ns	

CAPACITANCE*

 $F = 1 \text{ MHz}, V_{BIAS} = 2.5V, V_{CC} = +5V, T_A = 25^{\circ}C$

		LIM	IITS
Symbol	Test	Тур.	Max.
CN	DS, MD Input Capacitance	9 pF	12 pF
C.,	DS ₂ , CK, ACK, DI,-DI ₈ Input Capacitance	5 pF	9 pF
Carr	DO ₁ -DO ₈ Output Capacitance	8 pF	12 pF

^{&#}x27;This parameter is sampled and not 100% tested.


SWITCHING CHARACTERISTICS

Conditions of Test

Input Pulse Amplitude = 2.5 V
Input Rise and Fall Times 5 ns
Between 1V and 2V Measurements made at 1.5V
with 15 mA & 30 pF Test Load

Test Load

15mA & 30pF



* INCLUDING JIG & PROBE CAPACITANCE


2513-N

DESCRIPTION


The Signetics 2513 is a high speed 2560-bit Static ROM organized as 64x8x5. A standard 7x5 dot matrix fits well in the 2513. The product uses +5V, -5V and -12V power supplies, TTL level interface signals and Tri-State Outputs for direct, low cost interfacing with TTL, DTL. CMOS and 2500 Series MOS.

CE	OUTPUT
0	DATA
1	OPEN


PIN CONFIGURATION




TIMING DIAGRAM



BLOCK DIAGRAM



AC TEST SETUP



AC CHARACTERISTICS

SYMBO	L TEST	MIN	TYP	MAX	UNIT
tCA(CN	(2140) Character Access Time			600	ns ns
t _{RA}	Row Access Time (A ₁ - A ₃) Chip Enable to Output			500	ns

 $T_A = 0^{\circ}C$ to •70°C; $V_{CC} = 5V$ (Note 8): $V_{DD} = -5V \pm 5\%$; $V_{GG} = -12V \pm 5\%$; unless otherwise noted.

COMPANY ADDRESS CITY STATE ZIP TELEPHONE AUTHORIZED SIGNATURE DATE CUSTOMER PRINT OR ID NO. PURCHASE ORDER NUMBER DEVICE TYPE 2513 CUSTOM PATTERN NUMBER (TO BE ENTERED BY

ORGANIZATION AS CHARACTER GENERATOR

A six-bit binary address (A4 through A9) selects 1-of-64 matrix characters arranged 5 dots horizontally and 8 dots vertically. A three bit binary address code (A1 through A3) selects 1 of 8 rows. Five outputs display a complete row of the character matrix. See Figure 1. The devices may also be used in pairs to provide 9 X 7 and 10 X 8 vertical scan formats.

CHARACTER FORMAT

lOW	ADD	RESS		ORES	TPUT	S	
A 3	A ₂	A ₁	05	04	03	02	0
0	0	0	0	0	0	0	-
0	0	1	0	0	0	0	L
0	1	0	0	0	0	0	
0	1	1	0	0	0	0	
1	0	0	0	0	0	0	
1	0	1	0	0	0	0	
1	1	0	0	0	0	0	
1	1	1	0	0	0	0	1

2560-BIT STATIC CHARACTER GENERATOR (64x8x5)

2513-N.I

CHARACTER ADDRESS COLUMN ADDRESS

			001				1
		A4	A5	A ₆	A7	Ag	Ag
*	ASCII CHARACTER	1	1	0	0	1	0

FIGURE 2

ORGANIZATION AS READ-ONLY MEMORY

For a straight 512 X 5 read-only memory, the five outputs will display any one of 512 5-bit stored words corresponding to a 9-bit address applied to A₁ through Ag.

CUSTOM DEVICES

For unique custom memory patterns, this form should be used to transmit coding instructions. The nomenclature for a custom device will consist of he basic product type followed by a unique CM number assigned by Signetics. For example, "2513N/CM2141".

■ PROGRAMMING WITH PUNCHED CARDS

For maximum accuracy and minimum cost and turn-around time, the truth table should be transmitted to Signetics in the form of punched cards according to the format indicated on the following pages.


VERIFICATION

Upon receipt of either punched card or written truth table information, Signetics will prepare a computer tabulation of the instructions and return to the address indicated. If errors are detected, they should be transmitted to Signetics as quickly as possible.

LOGIC CONVENTION

Logic "1"s or blackened squares in the truth table will result in "high" output from the indicated output terminal (i.e. 3.2V minimum). Similarly, a "1" address input level is interpreted as 3.2V minimum.

DENTIFICATION CARDS




2560-BIT STATIC CHARACTER GENERATOR (64x8x5)

251

2513-N

ASCII CHARACTER FONT CM2140 (Upper Case); For Lower Case Order CM3021





SPEED/PACKAGE AVAILABILITY

54 F,W 54H F,W 74 A.F 74H A.F

54LS F.W 74LS A,F 54S F.W 74S A,F

PIN CONFIGURATION





SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

		54/74		54/74H		54/74LS			54/748				
TEST CONDITIONS		C _L =15p R _L =400			CL=25p RL=280			C _L =15p R _L =2k			C _L =15p R _L =280		
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time tpLH Low-to-high		11	22		5.9	10		9	15	2	3 CL=50p	4.5 F	ns
t _{PHL} High-to-low		7	15		6.2	10		10	15	2	3 C _L =50p	5 F	ns

QUAD 2-INPUT NOR GATE

54/7402


SPEED/PACKAGE AVAILABILITY


54 F,W 54LS F,W 74 A,F 74LS A,F

54S F,W

74LS A,F 74S A,F

PIN CONFIGURATION





SWITCHING CHARACTERISTICS VCC - 5V, TA - 25°C


54/74			54/74LS						
	-			-		C _L ~ 15pF R _L = 280Ω			
MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	12	22		8	15		3.5	5.5	ns ns
	F	CL = 15 RL = 400	C _L = 15pF R _L = 400Ω MIN TYP MAX	C _L =15pF R _L =400Ω C	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CL = 15pF CL = 15pF C RL = 400Ω RL = 2kΩ F MIN TYP MAX MIN TYP MAX MIN 12 22 8 15	C _L =15pF C _L =15pF C _L =15pF R _L =28Ω R _L =	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


HEX INVERTER

SPEED/PACKAGE AVAILABILITY

54 F,W 74 A,F 54H F,W 74H A,F 54LS F,W 74LS A,F 54S F,W 74S A,F

PIN CONFIGURATION





SWITCHING CHARACTERISTICS VCC= 5V, TA = 25°C

		54/74			54/74H	1		54/74L	S		54/748		
TEST CONDITIONS		C _L =15p R _L =400			CL=25p RL=280		$ \begin{array}{ccc} \textbf{C}_{\boldsymbol{L}} = \textbf{15pF} & \textbf{C}_{\boldsymbol{L}} = \textbf{15pF} \\ \textbf{R}_{\boldsymbol{L}} = \textbf{2k}\Omega & \textbf{R}_{\boldsymbol{L}} = \textbf{280}\Omega \end{array} $						
PARAMETER	MIN .	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time tpLH Low-to-high		12	22		6	10		5	15	2	3 CL=50 4.5	4.5 F	ns
tPHL High-to-low		8	15		6.5	10		9	15	2	3 CL=50	5 pF [ns

QUAD 2-INPUT AND GATE


54/7408


SPEED/PACKAGE AVAILABILITY

54 F,W 54H F,W 74 A,F 74H A,F

54LS F,W 54S F,W 74LS A,F 74S A,F

PIN CONFIGURATION





SWITCHING CHARACTERISTICS VCC= 5V, TA = 25°C

		54/74			54/74H		54/74LS				54/749		
TEST CONDITIONS		CL=15p RL=400		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$									
PARAMETER	MIN TYP	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propagation delay time		17.5	27		7.6	12		8.5	15		4.5 C _L =50	7 oF	ns
t _{PHL} High-to-low		12	19		8.8	12		8	20		5 CL=50	7.5 pF	ns

HEX INVERTER/BUFFER

54/7416

SPEED/PACKAGE AVAILABILITY


54 F,W

74 A.F

SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

		54/74	1.0	
TEST CONDITIONS				
PARAMETER	MIN	TYP	MAX	UNIT
Propagation delay time tpLH Low-to-high		10	15	ns
tpHL High-to-low		15	23	ns





QUAD 2-INPUT OR GATE

54/7432

SPEED/PACKAGE AVAILABILITY

54 F,W


54LS F.W

74 A,F 74LS A,F

SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

		54/74			54/74LS			
TEST CONDITIONS	$C_L=15pF$ $C_L=15pF$ $R_L=400\Omega$ $R_L=2k\Omega$							
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Propagation delay time tpLH Low-to-high		10	15		9	22	ns	
tpHL High-to-low		14	22		9	22	ns	

PIN CONFIGURATION



BCD-TO-DECIMAL DECODER (1-of-10)

54/7442

SPEED/PACKAGE AVAILABILITY


54 F,W 54LS F,W

74 B,F


SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

				54/74	l .		54/74L	.s	
TEST CONDITIONS		C _L =15pF R _L =400Ω			C _L =15pF R _L =2KΩ				
PARAMETER	FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
Propagation delay time									
tpLH Low-to-high	A,B,C,D	through 2 logic		10	25		10	25	ns
tpHL High-to-low		levels		14	25		14	25	
lpLH Low-to-high	A,B,C,D	through 3 logic		17	30		17	30	ns
IPHL High-to-low		levels		17	30		17	30	

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



FUNCTION TABLE

NO.	В	CD	NPU	T				DE	CIM	AL C	UTF	TU		
	D	С	В	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	н	н	н	Н	н	н	н	н	н
1	L	L	L	Н	н	L	н	H	Н	н	н	н	H	Н
2	L	L	Н	L	Н	H	L	H	н	н	н	H	н	Н
3	L	L	н	Н	н	· H	н	L	н	H	H	H	н	Н
4	L	Н	L	L	Н	Н	Н	н	L	Н	н	Н	н	Н
5	L	н	L	Н	Н	Н	н	н	н	L	н	н	н	н
6	L	H	H	L	Н	н	H	H	н	н	L	H	н	Н
7	L	н	H	Н	н	н	H	н	н	H	н	L	H	H
8	н	L	L	L	Н	H	н	H	H	H	Н	H	L	Н
9	Н	L	L	Н	н	Н	н	H	Н	Н	н	н	н	L
	н	L	н	L	н	н	н	н	н	н	н	н	н	н
0	н	L	H	H	Н	H	н	H	Н	H	H	H	H	Н
3	н	H	L	L	н	H	н	H	H	H	H	H	H	H
INVALID	н	н	L	H	н	H	н	H	H	н	н	н	н	н
=	н	H	н	L	н	H	H	H	H	H	H	H	H	H
	н	н	н	H	H	Н	H	H	H	H	н	H	H	н

H - high level, L - low level

QUAD 2-INPUT EXCLUSIVE-OR GATE

54/7486

SPEED/PACKAGE AVAILABILITY

54 F,W 54LS F,W 74 A,F 74LS A,F

54S F,W


74S A,F

FUNCTION TABLE

INF	PUTS	OUTPUT
A	В	Y
L	L	L
L	14	н
н	L	н
н	н	L

H= high level, L = low level

PIN CONFIGURATION



SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

				54/74		54/74LS			54/74S			
TEST CONDITIONS				CL = 15p RL = 400		CL=15pF RL=2k			C _L = 15pF R _L = 280			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
Propagation delay time tPLH Low-to-high	A or B Other input !ow			15	23		12	23		7	10.5	ns
tPHL High-to-low	A or B			11	17		10	17		6.5	10	
tPLH Low-to-high	Other input high			18	30		10	30		7	10.5	
tPHL High-to-low				13	22		18	22		6.5	10	

SN54LS165/SN74LS165

8-BIT PARALLEL-TO-SERIAL CONVERTER


DESCRIPTION—The 54LS/74LS165 is an 8-bit parallel load or serial-in register with ·complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable. LOADING (Note a)


PIN NAMES		HIGH	LOW
CP, CP,	Clock (LOW-to-HIGH Going Edge) Inputs	0.5 U.L.	0.25 U.L.
DS	Serial Data Input	0.5 U.L.	0.25 U.L.
DS PL	Asynchronous Parallel Load (Active LOW)	1.5 U.L.	0.75 U.L.
	Input .		
Po-Py	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
Q,	Serial Output from Last State (Note b)	10 U.L.	5 (2.5) U.L.
Ω, Ω,	Complementary Output (Note b)	10 U.L.	5 (2.5) U.L.

- NOTES:
 a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) TRUTH TABLE

-	0	P	CONTENTS								DECEDONOS	
PL	1	2	Q.	Q,	Q,	Q,	Q.	Q,	Q.	ā,	RESPONSE	
L	X	X	P.	P,	Ρ,	Ρ,	P.	P _s	P.	Ρ,	Parallel Entry	
н	L	5	Ds	Q.	Q,	Q,	Q,	Q.	Q,	Q.	Right Shift	
н	н	5	Q _a	Q,	Q,	Q,	Q.	Q,	Q.	Q,	No Change	
Ή	5	L	D _s	Q.	Q,	Q,	Q,	Q.	Q,	Q.	Right Shift	
н	5	н	Q.	Q,	Q,	Q,	Q.	Q.	Q.	Q,	No Change	

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial







SN54LS165/SN74LS165

FUNCTIONAL DESCRIPTION - The 54LS/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW, provided that the recommended set-up and hold times are ob-

For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HI6H signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended set-up and hold times are observed, with respect to the rising edge of the clock.

GUARANTEED OPERATING RANGES

PART NUMBERS	SUF	SUPPLY VOLTAGE (VCC)						
ANT NOMBERS	MIN	TYP	MAX	TEMPERATURE				
SN54LS165X	4.5 V	5.0 V	5.5 V	-55°C to +125°C				
SN74LS165X	4.75 V	5.0 V	5.25 V	0°C to +70°C				

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product. ----

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			
01111000	FANAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
	- Tonage	74			0.8		for All Inputs
V _{co}	Input Clamp Diode Volta		-0.65	-1.5	٧	V _{cc} = MIN I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	2.5			·	IOH = -400 μΑ VCC = MIN	
*ОН	Output HIGH Voltage 74		2.7			V	Vin = Vih or Vil per Truth Table
VOL	Output LOW Voltage	54,74		0.25	0.4	v	Ios = 4 mA VCC = MIN VIN = VIH OF
-00	- Comparizon Tomage	74		0.35	0.5	· ·	IoL = 8 mA Vil per Truth Table
l _m	Input HIGH Current CP.DS, Po-P, PL				20 60	μА	V _{cc} = MAX V _{in} = 2.7 V
'IH	CP. DS. P ₀ ·P ₇				0.1 0.3	mA	V _{cc} = MAX V _{IN} = 10 V
l _{ic}	Input LOW Current CP. DS, P ₀ -P ₇ PL	,	15.00	-0.4 -1.2	mA	V _{cc} = MAX V _{in} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{cc} = MAX V _{our} = 0 V
cc	Power Supply Current				- 36	mA	V _{cc} = MAX

- Conditions for testing, not shown in the Table, are chosen to guarantee operations under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
 Not more than one output should be shorted at a time.

SN54LS165/SN74LS165

AC CHARA	AC CHARACTERISTICS: T _A = 25°C										
	2101115752		LIMITS		UNITS	TEST CONDITIONS					
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CON	DITIONS				
fmax	Maximum Input Clock Frequency	30	45		MHz	Fig. 1					
t _{PLH} t _{PHL}	Propagation Delay, Clock to Output	- 6	1234	30 30	ns	Fig. 1	V _{cc} = 5.0 V C _L = 15 pF				
t _{PLM}	Propagation Delay,	100		30 30	ns	Fig. 2					

AC SET-UP REQUIREMENTS: T. = 25°C

PL to Output

	2.2		LIMITS		UNITS	TEST COL	DITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
T _w	CP Pulse Width	20			ns	Fig. 1		
T_	PL Pulse Width	15			ns	Fig. 2	1779	
T _s L	Set-Up Time LOW, Data to PL	10			ns	Fig. 3	V _{cc} = 5.0 V	
T _h L	Hold Time LOW, Data to PL	.5			ns	Fig. 3	C _t = 15 pF	
т,н	Set-Up Time HIGH, Data to PL	10			ns	Fig. 3	J 50, 2 15 pr	
T _n H	Hold Time HIGH, Data to PL	5			ns	Fig. 3		
T,L	Set-Up Time LOW, Data to Clock	10			ns	Fig. 3		
T _n L	Hold Time LOW, Data to Clock	. 5			ns	Fig. 3		
т,н	Set-Up Time HIGH, Data to Clock	.10	30		ns	Fig. 3		
T _h H	Hold Time HIGH, Data to Clock	- 5	1.00	1 8	ns	Fig. 3		
Trec	Recovery Time, PL to CP	. 15			ns	Fig. 4		


DEFINITION OF TERMS:

SET-UP TIME (t₄) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_s) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t...) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS



BCD DEGADE MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

DESCRIPTION – The 54LS/74LS168 and 54LS/74LS169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The 54LS/74LS168 counts in a BCD decade (8, 4, 2, 1) sequence, while the 54LS/74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOV/-to-HIGH transition of the clock.

- . LOW POWER DISSIPATION 100mW TYPICAL
- . HIGH-SPEED COUNT FREQUENCY 30 MHz TYPICAL
- . FULLY SYNCHRONOUS OPERATION
- . FULL CARRY LOOKAHEAD FOR EASY CASCADING
- . SINGLE UP/DOWN CONTROL INPUT
- POSITIVE EDGE-TRIGGER OPERATION
- . INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS
- . FULLY TTL AND CMOS COMPATIBLE

LOADING (Note a)

•	IN NAME	.5	HIGH	LOW
	CEP	Count Enable Parallel (Active LOW) Input	0.5 U.L.	0.25 U.L.
	CET	Count Enable Trickle (Active LOW) Input	1.0 U.L.	0.5 U.L.
	CP PE	Clock Pulse (Active positive going edge) Input	0.5 U.L.	0.25 U.L.
		Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
	U/D	Up-Down Count Control Input	0.5 U.L.	0.25 U.L.
	Po-Pa	Parallel Data Inputs	0.5 U.L.	0.25 U L
	Q ₀ -Q ₃	Flip-Flop Outputs	10 U.L.	5 (2.5) U.L.
	TČ	Terminal Count (Active LOW) Output	10 U.L.	5 (2.5) U.L.

NOTES

DIN NAMES


- a. 1 TTL Unit Load (U L.) = 40µA HIGH/1 6 mA LOW
- The Output LOW drive factor is §.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

STATE DIAGRAMS

- Count Up

- Count Down


F54LS/74LS168 UP/DOWN DECADE COUNTER




54LS/74LS168									
UP	TC = Q0 + Q1 + (() D)								
DOWN	TC = 00 . 01 . (2 . 03 . (U D)								

F54LS/74LS169

54LS/74LS169 UP TC = $Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U \cdot \overline{D})$ DOWN TC = $\overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (U \cdot \overline{D})$




CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE.

The Fiatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The 54LS/74LS168 and 54LS/74LS169 use edge-triggered D-type flip-flops and that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.

The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P₀-P₃ inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH. The U/D input then determines the direction of counting.

The Terminal Count (TC) output is normally HIGH and goes LOW, provided that $\overline{\text{CET}}$ is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 (9 for the 54LS/74LS168) in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel ($\overline{\text{CEP}}$) input level. The TC output of the 54LS/74LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 54LS/74LS168 will return to the legitimate sequence within two counts. Since the $\overline{\text{TC}}$ signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on $\overline{\text{TC}}$. For this reason the use of $\overline{\text{TC}}$ as a clock signal is not recommended.

MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge				
L	X	X	×	Load (Pn-Qn)				
н	L.	L	н	Count Up (increment)				
H L	н	L	L	L	Count Down (decrement)			
н	Н	X	X No Change (Hold	X No Change (Hold)	X No Change (Hold)	X No Change (Hold)	X	No Change (Hold)
H	X	н	X	No Change (Hold)				

H = HIGH Voltage Level

L = LOW Voltage Level

GUARANTEED OPERATING RANGES

DADT NUMBERS	SUF	TEMPERATURE		
PART NUMBERS	MIN .	TYP	MAX	TEMPERATURE
SN54LS168/54LS169X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS168/74LS169X	4.75 V	5.0 V	5.25 V	0°C to +70°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	PARAMETER		LIMITS						
STMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage		
-112	input COTT Totage	74			0.8		for All Inputs		
Vco	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
VOH	Output HIGH Voltage	54	2.5	3.5			V _{CC} = MIN, I _{OH} = -400 μA		
VOH	Output HIGH Voltage	74	2.7	3.5		V	VIN = VIH or VIL per Truth Table		
VOL	Output LOW Voltage	54, 74		0.25	0.4	v	IOL = 4.0 mA VCC = MIN, VIN = VI		
*OL		74		0.35	0.5	"	IOL = 8.0 mA or VIL per Truth Table		
	Input HIGH Current U/D CP, PE CEP, Po-P CET				20 40	μА	V _{CC} = MAX, V _{IN} = 2.7 V		
lin.	U/D, CP, PE, CEP, PO-P	3	U sy	10	0.1	mA	V _{CC} = MAX, V _{IN} = 10 V		
hi.	Input LOW Current U/D, CP, PE, CEP, Po-P, CET	3			-0.4 -0.8	mA	$V_{CC} = MAX, V_{1N} = 0.4 \text{ V}$ $V_{CC} = MAX, V_{OUT} = 0 \text{ V}$		
los	Output Short Circuit Curren (Note 4)	t	-15		-100	mA			
lcc	Power Supply Current			20	34	mA	V _{CC} = MAX		

- Conditions for testing, not shown in the table, are chosen to guarantee operations under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
 Not more than one output should be shorted at a time.

AC CHARACTERISTICS : TA - 25°C, VCC = 5.0 V

SYMBOL	PARAMETER		LIMITS		UNITS		
(II)W/(300mi	PARAMETER	MIN	TYP	MAX		TEST CONDITIONS	
t _{PLH}	CP to Q		15 15	20 20	ns	Fig. 1	
t _{PLH} t _{PHL}	CP to TC		22 22	30 30	ns	Fig. 3	
l _{PLH}	CET to TC		10 15	15 20	ns	Fig. 2	C _L = 15 pF
l _{PLH} l _{PHL}	U/D to TC		20 20	25 25	ns	Fig. 6	
1 _{MAX}	Maximum Clock Frequency	25	32		MHz	Fig. 1	1

SYMBOL	PARAMETER		LIMITS			1444	ANALYSIS AND ANALYSIS OF	
SIMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
t _s (L) t _s (H)	Set-up LOW, Data to CP Set-up HIGH, Data to CP	15 15	= 12 12	100	ns	Fig 4		
t _h (L)	Hold LOW Data to CP Hold HIGH, Data to CP	5.0 5.0	0		ns	Fig. 4		
t _s (L) t _s (H)	Set-up LOW, PE to CP Set-up HIGH, PE to CP	15 15	12		ns	Fig. 5		
t _h (L) t _h (H)	Hold LOW, PE to CP Hold HIGH, PE to CP	5.0 5.0	0		ns	Fig. 5	-	
t _s (L) t _s (H)	Set-up LOW, CET or CEP to CP Set-up HIGH, CET or CEP to CP	15 15	12		ns	Fig 5	V _{CC} = 5.0 \	
t _h (L)	Hold LOW, CET or CEP to CP Set-up HIGH, CET or CEP to CP	15 15	12		ns	Fig. 5	1	
t _h (H) t _h (H)	Set-up LOW, U/D to CP Set-up HIGH, U/D to CP	25 25	20 20		ns	Fig. 6		
t _h (L) t _h (H)	Hold LOW, U/D to CP Hold HIGH, U/D to CP	0	-4.0 -4.0	-5-	ns	Fig. 6		
fwCP(L) twCP(H)	Clock Pulse Width LOW Clock Pulse Width HIGH	20	18 5.0	,	ns	Fig. ,1		


DEFINITION OF TERMS:

SET-UP TIME (t₅) – is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

AC WAVEFORMS


CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.



COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS



CLOCK TO TERMINAL DELAYS



SET-UP TIME (L) AND HOLD (th) FOR PARALLEL DATA INPUTS:






Fig. 3




Set-up time (t_s) and hold time (t_h) for count enable (CEP) and (CET), parallel enable (PE) inputs, and up-down (U/D) control inputs.



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5



Up-Down input to Terminal Count Output Delays

HEX D-TYPE FLIP-FLOP WITH CLEAR

54/74174

SPEED/PACKAGE AVAILABILITY


54 F,W 54LS F,W 74 В 74LS B

74S B


DESCRIPTION

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positivegoing pulse. When the clock input is at either the high or low level, the input signal has no effect at the output.

BLOCK DIAGRAM



PIN CONFIGURATION



TRUTH TABLE (Each Flip-Flop)

	INPUTS	OUTPUTS	
CLEAR	CLOCK	D	Q
L	X	Х	L
н	†	н	н
н	1	L	L
н	L	X	Q ₀

- H = high level (steady state) L = low level (steady state)
- X irrelevant
- A = irrelevant

 transition from low to high level

 O₀ = the level of O before the indicated steady-state input
 conditions were established

SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

				54/74				54/74L	S		54/749	3	
TEST CONDITIONS			C _L =15pF R _L =400Ω			C _L =15pF R _L =2kΩ			C _L =15pF R _L =280Ω				
PARAMETER		FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
fClock .	Clock frequency			25	35		30	40		75	110		MHz
tw	Width of pulse Clock Clear			20			20			12	.03380		ns
^t Setup	Input setup time Data	- 1		20			201			8			ns
	Clear inactive			25			25†			15			1
[†] Hold Propagat	Input hold time			0			5†			2			ns
tPLH	Low-to-high	Clock			20	30		20	30		9	12	ns
tPHL .	High-to-low				21	30		21	35		11	17	1.10
tPHL	High-to-low	Clear	Q		23	35		23	35		13	22	1

ภาคผนวก ข.

```
PROGRAM
                          MONITOR CRT
                               SEPTEMBER
                                           1980
                          ORG
0000
                          MUI
                                  A SAH
0000 3E8A
                          OUT
                                  ME3
0002 D360
0004 210004
                          LXI
                                  H . 0400H
                          LXI
                                   SP , STACK
0007 31FF0B
000A C33300
                          JMF
                                  INA75
0030
                          ORG
                                   30H
                          JMF
                                   INTSUM
0030 031302
                          INITIAL ROUTINE - 8275 CRT -
0033 3E00 -
                 INA75
                          MVI --- A,00H
                                   SUC
0035 D391
                          OUT
0037 3EBF
                          MVI -
                                  A, OBFH
                                   SUP
0039 D390
                          OUT
003B 3E8F
                          MUI
                                  A, BFH
                          OUT
                                  SUP
003D D390
                          MVI
                                  A,77H
003F 3E77
                          DUT
                                  SUF
0041 0390
0043 3E09
                          MVI
                                  A,09H
                          OUT
                                  SUP
0045 D390
0047 3EA0
                          MUI
                                  A, CAOH -
                                  SUC
0049 D391
                          OUT
                                  A,2FH
004B 3E2F
                          MUI
                                  SUC
004D D391
                          DUT
                          FOWER
                                 UF
                          CLEAR MEMORY & HONE CURSOR
                 LOFF
004F 3E20
                          MVI
                                  A, 20H
0051 77
                          VCM
                                  MyA
0052 70
                          MOV
                                  AHH
                          CFI
0053 FE0B
                                  OBH
                          JZ
                                  CMMHP
-0055 CA5C00
0058 23
                 CMMLF
                          INX
                                  1-1
0059 C34F00
                          JMP
                                  LOFF
005C 7D
                 CMMHP
                          MOV
                                  AyL
005B FEFF
                          CFI
                                  OFFH
005F CA6500
                          JZ
                                  CHOM1
                          JMF
                                  CMMLE
0062 C35800
                 CHOM1
                         LXI
                                  H,0400H
0065 210004
0008 010000
                          LXI
                                  B,0000H
```

```
INITIALIZE INTERFACE
 006B D3F4
             PINIT
                     OUT
                             PREST
 004D D3F5
                      OUT
                             FROUG
 006F CD2801
             CRCHK
                      CALL
                            INKEY
 0072 FE08
                      CFI
                             08H
 0074 CA7A00
                      JZ
                             STIF
 0077 C36F00
                      JMF
                             CRCHK
 007A DB20
             STIF
                      IN
                            ME1
 007C B7
                      ORA
 007D F27A00
                      JF'
                             STIF
 0080 DEF4
                      IN
                             PREG2
 0082 E608
                     ANI
                           - 08H
 0084 CASF00
                      JZ
                             HALFD
 0087 3E04
                    MUI ____A,04H___
 0089 D3F6
                     OUT
                             PREG3
                     EI
 008B FB
                             INPUT
 008C C39400
                     JMF.
OOBF 3E06 HALFD
                    MVI
                             A , 06H
 0091 D3F6
                      DUT
                             PREG3
0093 FB
                      EI
                      MONITOR START
 0094 CD7602 INPUT CALL PIST
 0097 DB20
                     IN
                            ME1
 0099-B7
                     ORA -
 009A FA9400
                     JM
                             INFUT
 009D DB20
                     IN
                             ME1
 009F F5
                      PUSH -
                             FSW
                      IN
             OKEY
 00A0 DB20 -
                             ME1
 00A2 B7
                      ORA
 00A3 F2A000
                      JF'
                             OKEY
00A6 F1
                     POP
                             PSW
 00A7 FEOF
                     CF'I
                             OFH
 00A9 CA9400
                     JZ
                             INPUT
 00AC FE03
                     CF'I
                             03H
                                  CURSOR RIGHT
 OOAE CAFEOO
                     JZ
                             CRT
 00B1 FE17
                     CFI
                             17H
                                   # CURSOR LEFT
 00B3 CA0401
                     JZ
                             CLEF
00B6 FE04
                    CFI
                             04H
                                   ; CLEAR MOMERY
OORS CAOAO1
                     JZ
                             CLR
00BB FE18
                    CFI
                             18H · F HOME
00ED CA1001
                     JZ
                             CHOM
                                  CURSOR DOWN
0000 FE02
                     CFI
                             02H
0002 CA1601
                     JZ
                             CROLD
```

	0005	FE01		CPI		01H	ŷ	CURSOR UP
	0007	CA1C01		JZ		CUF		
	OOCA	FE08		CFI		08H	ŷ	ENTER
	0000	CAD200		JZ		EENTT		
		C3E200		JMP	77	SSVE		
		DBF 4	EENTT	IN		PREG2		. 8
		E608		ANI		08H -		
		C2DC00		JNZ		PPPF		
		CD0402		CALL		ENTER		
	OODC	3E0D	PEPE	MVI				
			FFFF			AyODH		Y
	OODE			-PUSH		-PSW		
		C3F700		JMP		FULL		
	00E2		SSVE	FUSH		₽S₩		
	00E3	DBF4		IN		PREG2		
		E608		ANI		08H		
	00E7	C2F700		JNZ		FULL		
	OOEA	F1	to the second	POP-	1000	PSW		The second of th
	OOEB	77		MOV	See !	MrA	ŷ	DATA KB TO MM
	OOEC	CD3702		- CALL		PSEND .		A
	OOEF	D300		DUT		MEO		
		CD8301		CALL		CRITE		
		C39400		JMP		INPUT		
		F1	FULL	- FOF		PSW		
		CD3702		CALL		PSEND		
		C39400		JMP -		INPUT	,	
•	00. 2	007100		3111	la i	TIM OI		
			ŷ	CALL	SIII	BROUTINE		
			,	0	00,			
	OOFE	CD8301	CRT	CALL		CRITE	14	
		C39400		JMF		INPUT		
				•		2111 01		
	0104	CD5A01	CLEF	CALL		CLEFT		
		C39400	CLLI	JMP		INPUT		
	0107	007400		;		THUDI		
	0100	CDEAO1	CLR	CALL		CLEAR_		
		C39400	ULK-	JMP	****	INPUT		
	OTOL	037400		JHF		THEOT		
	0110	057704	CHOY			HONE		
		CD3701	CHOM	CALL		HOME		
	0113	C39400		JMP		INFUT		
				9				
		CDAF01	CROLD	CALL		RDOWN		A
	0119	C39400		JMP		INPUT		
				9				
	0110	CD3E01	CUP	CALL		CURUP		
	011F	C39400		JMF'		INPUT		
				ŷ			2	
	-0122	CD0402	ENT	CALL		ENTER		and the second
	0125	C39400		JMP		INPUT		

				ŷ ŷ	gan and a gandens	
				ŷ	INKEY	
				ŷ	24	
0128	DB20	-	INKEY	IN	ME1 -	
012A	B7			ORA	Α	
012B	F22801		LOPKB	JF	INKEY	
012E	DB20			IN	ME1	
0130	B7			ORA	Α	
0131	FA2B01			ML	LOPKB	
0134	DB20			IN	ME1	
0136	C9			RET		
			- 4	- ŷ		
				ý 9	HOME	
0137	010000		HOME	LXI	B,0000H	
013A	210004		9.8	LXI	H,0400H	
	C9			RET		
O .h. w				ŷ		
				ĝ	CURSOR	UF
-				ŷ		
013E	114000		CURUP	LXI	D,0040H	
0141	-78	** - ***		- MOV -	A, B	
0142	FE00			CFI	OOH	
0144	CA5101			JZ	- UF'CR	
0147	05			DCR	B	
0148	71)		*	MOV	AyL	
0149	9B			SBB	E	
014A	6F		2010	MOV	L,A	2
014B	7C			MOV	AyH	
0140	9A			SBB	D	
0140	67			MOV	HyA	
014E	C35901			JMP	UPRET	
0151	210007		UPCR	LXI	H,07C0H	
0154	79			MOV	AyC -	
0155	85			ADD	L	
0156	á.F		2	MOV	LyA	
0157	060F			MVI	B,OFH	
0159	C9		UPRET	RET		

```
CURSOR LEFT
015A 78
              CLEFT
                     VCM
                             ArB
015B FE00
                      CFI
                             OOH
015D CA6B01
                      JZ
                              CTEST
0160 79
                      VOM
                              AyC
0161 FE00
                      CFI .... 00H
0163 CAZE01
                      JZ
                             CECR
             CDCR
0166 OD
                     DCR
                             C
0167 2B
                      DCX
                             1-1
0168 C38201
                      JMP
                             CLRET
016B 79
              CTEST
                     MOV
                              AyC
016C FE00
                     CFI
                            __OOH ___
016E CA7401
                      JZ
                             CBEGIN
                      JMP
0171 C36601
                            CDCR
0174 060F
             CBEGIN MVI
                             B, OFH
0176 0E3F
                      MVI .
                             C,3FH
0178 21FF07
                             Hy 07FFH
                      LXI
017B C38201
                      JMF --- CLRET
017E 05
             CBCR
                      DCR
                             B
017F 0E3F
                      MVI
                             Cy3FH
0181 2B
                      DCX
                             H
0182 09
             CLRET
                      RET
                            MOVE CURSOR RIGHT
0183 78
              CRITE
                     MOV
                             AyB
0184 FEOF
                      CFI
                             OFH
0186 CA9401
                      JZ
                             CREND
0189 79
                     VOM
                             AyC
018A FE3F
                     CFI
                             3FH
018C CA9D01
                     JZ
                             CRINE
018F 0C
             CRNEXT
                             C
                     INE
0190 23
                     INX
0191 C3AE01
                      JMF
                             CRRET
0194 79
              CREND
                    VOM
                             AyC
0195 FE3F
                     CFI
                             3FH
0197 CAA401
                      JZ
                             CRLRP
019A C38F01
                      JMF
                             CRNEXT
019D 23
              CEINE
                      INX
                             H
019E 04
                      INR
                             B
019F 0E00
                     MVI
                             CYCOH
01A1 C3AE01
                      JMF
                             CRRET
01A4 CDCE01
           CRLEF
                      CALL
                             ROLLUF
01A7 060F
                     MVI
                             ByOFH
01A9 0E00
                     MVI
                             C>00H
01AB 21C007
                     LXI
                             H,0700H
01AE C9
             CRRET
                     RET
```

		ŷ ŷ	CURSOR	DOMN
01AF 11	4000	; RDOWN	LXI	D,0040H
-01B2 -78			MOV	Ay 1:
	OF		CFI	OFH
COMP. COM COM CO. CO.	C001		JZ	ROBIN
01B3 CF			INR	В
01B8 04			VOM	ArL
01BA 83			ADD	E
01BB 6F			MOV	-LyA
01BC 70			MOV	AyH
01BD 8A			ADC	D
01BE 67			MOV	HrA
01BF C9		DORET -	RET	
0100 CI		ROBIN	CALL	ROLLUP
		KODIK	LXI	H, OZCOH
0103 21 0106 79			VOM	ArC
0107 85			ADD	L
			MOV	L,A
01C8 6F 01C9 08	OF.		MVI	B, OFH
01CB C3		4	JMF	DORET
OTCD C	7D1 VI	ŷ	OIII	
	9 8 9	ŷ	SCROLL	MODE
		ŷ	LF CF I V CF III III	
01CE 21	1000	ROLLUP	LXI	H 20440H
	10004	IVO L. L. CI	LXI	D,0400H
OTDI I				
0104 70	5	LOPUP	MOV	AyH
	509		CFI	09H
	AE301 '		JZ	LOPRET
01DA 7E			MOV	AyM
OIDE EL			XCHG	
01DC 77			MOV	MyA
01DD 23			INX	H
01DE 13			INX	I)
OIDF E			XCHG	A-90
	5D401		JMF	LOPUP
01E3 C9		LOFRET	RET	
	5	ACTUAL SECTION SE		

				n n				
	ä			9	CLEAR	MEMORY	- •	-
	01E4	210004		CLEAR	LXI	H,0400H		
	01E7	3E20		LOF	MVI	A,20H		
	01E9	77			VOM.	MyA		
	01EA	7C			MOV	AyH		
	01EB	FEOR			-CFI	OBH	and the second	
	OIED	CAF401			JZ	СММН		
	01F0	23		CMML	INX	Н .		¥ #
		C3E701			JMF'	LOF'		
	01F4			CMMH	MOV	AyL		200
	01F5	FEFF			CF'I	OFFH		
3	01F7	CAFD01	1.4		JZ	BEGIN	965 1000	
	01FA	C3F001			JMP	CMML	1	
	O1FD	210004		BEGIN	LXI	H,0400H		
	0200	010000			LXI	В,0000Н		
	0203	C9			RET			
				ŷ				
	L	-	-	•	ENTER			
				ŷ				
100	0204	711		ENTER -	MOV	AyL		*
	0205	91			SUB	C		
	0206	6F			MOV	LyA		
	0207	0E00			MVI	C,00H		
	0209	CDAF01	è		CALL	RDOWN		
	0200	C9			RET			
	0200	7D		CRRT	MOV	ArL		
	020E	91			SUB	С		
	020F	6F			MOV	LyA		
	0210	0E00			MVI	C,00H		
-	0212	C9			RET			
	10000001000000000000000000000000000000	sectif		9	100 miles			

			2						
			9 9	INTERRUF	T ROUT	INE "I	NITIAL	8257	LMA"
	0213	im im	INTSUM	PUSH	FSW				
			TIVEOUT		SUC				
	0214			IN					
		3E00		MUI	ArcoH				
	0219	D380		OUT	SUA				
	021A	3E04		MVI	Av 04H				
		D380		OUT .	SUA				
	The state of the s	3E00		MUI	AFOOH				
	0220			OUT	SUT				
	0222			MUI	A,84H				
	0224			OUT	SUT				
	0226	3E41		MUI	A,41H			*	
	0228	D388		OUT	SUS			S. S.	
	022A	3E80		MUI	A,80H				
		D391		OUT	SUC				
		79		MOV_	AyC			7201160	
	022F			OUT	SUP	70.00			
		78		MOV	A,B				
	0232	D390		DUT	SUP				
	0234	F1	0.00	POP -	PS₩				
		FB		EI					
		C9		RET				1972	
	02.00	-							7
			P		13.177	PPOUT	; FULL		
			C25002		JNZ .				
	023F	3E04		MUI	AyO4H) HALF	SET RTS)	
	0241	D3F6		OUT	FREG3				
-		DBF4		IN	PREG2		-		
-		E640	4 40	ANI	40H				
		CA5002	7 × ±5	JZ	F'F'OUT-			9.2	
			DOTO	IN	PREG2	CL FAR	R TO SENI	1	1.13
-	024A		PCTS		FILOR	, CLET	, , , , , , , , , ,		
-	-	17		RAL	DOTO				
		D24A02		JMC	FCTS				
£	0250	DBF6	PPOUT-	IN	PREG1-				
	0252	E604		ANI	04H				
		CA5002		JZ	PPOUT	9 NO			
	0257			POP	PSW				
	0258			OUT	POUTP-	SEND			
r.				PUSH	PSW				
	025A			IN	PREG2	\$ F111 1	OR HALF	16.000	
-	025B					y1 ()	CHY THE		
	0250			INA	08H	A PHA T			
	025F	C26902		JNZ	RETN	\$ FULL			
	0262	F1		POP	F'SW) HALF	CHK		
1		FEOD -		CPI	ODH				
		CA6B02		JZ	HREST				
				RET	ii ama continui (T)		Section 1999 Co.		
4.4	0268		DETM	POP	PSW				
	0269		RETN		1 0 00				* ==
	026A			RET	per, pero per, per,	21161 **	DEFERT		
		DBF5	HREST	IN	PEOC	FHALF	RRESET		
	0260	17		RAL	V				
	026E	D26B02		JNC	HREST				
		3E06		MVI	A,06H				44 44
		D3F6		OUT	PREG3				
	0275			RET					
	U2/J	L 7		1 N has 1					1

```
RECEIVE CHARACTER
       CHARACTER INPUT CHECK
       0284 FE0D PCHA CPI ODH 1
0286 C28F02 JNZ PLF
0289 CD0D02 CALL CRRT —
028C C3AB02 JMP PRRT
028F FE0A PLF CPI OAH
0291 C29A02 JNZ PBS
0294 CDAF01 CALL RDGWN
          0294 CDAF01 CALL RUBUN-
0297 C3AB02 JMF PRRT
029A FE08 PBS CPI OSH
029C C2A502 JNZ PSAVE
029F CD5A01 CALL CLEFT
02A2 C3AB02 JMP PRRT
02A5 77 PSAVE MOV M,A
02A6 D300 OUT MEO
02AB CD8301 CALL CRITE

        02A8 CD8301
        CALL
        CRITE

        02AB C9
        FRRT
        RET

        0BFF =
        STACK
        EQU
        OBFFH

        0000 =
        ME0
        EQU
        OOH

        0020 =
        ME1
        EQU
        20H

        0060 =
        ME3
        EQU
        20H

        0091 =
        SUC
        EQU
        91H

        0090 =
        SUP
        EQU
        90H

        0080 =
        SUA
        EQU
        80H

        0081 =
        SUT
        EQU
        81H

        0088 =
        SUS
        EQU
        88H

        00F6 =
        PREG1
        EQU
        0F4H

        00F4 =
        PREG2
        EQU
        0F4H


        00F4 =
        PREST
        EQU
        0F4H

        00F5 =
        PBOUD
        EQU
        0F5H


        00F7 =
        PINF
        EQU
        0F7H

        00F7 =
        POUTP
        EQU
        0F7H

             --OOF7 =- ----- POUTP --- EQU -- OF7H
```



ภาพถายวงจรแสคงผลตัวอักษรที่สร้างเสร็จแล้ว



ภาพถายวงจรแสดงผลที่ประกอบเข้ากับส่วนควบคุมและส่วนรับส่งข้อมูล

ประวัติผู้เขียน

นาย สำนวน หีรัญวงษ์ เกิดเมื่อวันที่ 4 เมษายน พ.ศ. 2495 ที่จังหวัดสุพรรพบุรี สำเร็จการศึกษาปริญญาครุศาสตรอุตสาหกรรมบัณฑิต สาซา วิศวกรรมไฟฟ้า จากสถาบันเทคโนโลยีพระจอมเกล้า วิทยาเขตพระนครเหนือ เมื่อปี พ.ศ. 2520 ปัจจุบันรับราชการที่ภาควิชาวิศวกรรมคอมพิวเตอร์ คณะวิศว-กรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย

