

## รายการอ้างอิง

1. Knoll ,G.F. Radiation detection and measurement. 2<sup>nd</sup> ed .New York: John Wiley &Son, 1976.
2. P. W. Nicholson. Nuclear Electronics. Lecturer in Physics, Middlesex Hospital Medical School, University of London, John Wiley & Son,1978.
3. Canberra Industries, Inc., Application Note. a Practical Guide to High Count Rate Germanium Gamma Spectroscopy. USA, 1993.
4. Nicholas Tsoufanidis. Measurement and detection of Radiation. University of Missouri, McGRAW-HILL BOOK COMPANY ROLLA, 1983.
5. Texas Instrument. Understanding Data Converters. USA, 1995.
6. EG&G ORTEC. Modular Pulse-Processing Electronics and Semiconductor Radiation Detectors. Catalog “Instrument & System for Nuclear Spectroscopy, 1995.
7. Canberra Industries, Inc., User’s Manual for 8706 ADC.1992.

ภาคผนวก

ภาคผนวก ก.


ก.1 การคำนวณค่าความต้านทาน  $V_{R5}$ ,  $V_{R6}$ ,  $V_{R7}$  และ  $V_{R8}$  เพื่อปรับค่า conversion gain ของ ADC แต่ละชุด (อ้างอิงลำดับอุปกรณ์ใน รูปที่ 3.4 sheet 1 of 8)

อัตราการลดลงของกระแส (current rampdown) หาได้จากการลดปริมาณประจุบน  $C1$  ผ่านวงจรแหล่งจ่ายกระแสคงที่

$$I_{\text{discharge}} = \frac{Q}{t} \quad \dots\dots\dots\text{ก.1}$$

วงจร ADC นี้กำหนดให้ การแปลงผันสัญญาณทางเข้าสูงสุดที่ 10 V และจำนวนช่องวิเคราะห์เท่ากับ 4096 ช่อง โดยใช้ความถี่นาฬิกา 100 MHz

$$\text{ดังนั้น } t_c = \frac{1}{f} \times n = \frac{1}{100 \times 10^6} \times 4096 = 40.96 \text{ } \mu\text{s}$$



$$\text{จากสมการ ก.1 ; } Q = V_{in} C1 = 10 \times (500 \times 10^{-12}) = 5 \times 10^{-9} \text{ C}$$

$$I_{\text{discharge}} = \frac{Q}{t} = \frac{5 \times 10^{-9}}{40.96 \times 10^{-6}} = 1.22 \times 10^{-4} \text{ A}$$

ที่วงจรจ่ายกระแสคงที่ ;  $I_{RL} = \frac{V_{ref}}{R_L}$  , ซึ่ง  $R_L$  ในที่นี้คือ  $V_{R5}$  ,  $I_{RL} = I_{\text{discharge}}$  ,  $V_{ref} = 5 \text{ V}$

$$\text{ดังนั้น } V_{R5} = \frac{V_{ref}}{I_{\text{discharge}}} = \frac{5}{1.22 \times 10^{-4}} = 40.98 \text{ k}\Omega$$

$V_{R5}$  เลือกที่ปรับค่าได้ละเอียด (multiturns) = 100 k $\Omega$

ก.2 รายละเอียดการทำงานของ ADC model 8706 ของ CANBERRA.

กำหนดระดับสถานะของสัญญาณเป็นดังนี้

ลักษณะสถานะของสัญญาณทั้ง อินพุตและ เอาท์พุต เป็นสัญญาณ TTL

ระดับสัญญาณอินพุต Low = 0 to 1.0 volts


High = 2.0 to 5.0 volts

ระดับสัญญาณเอาท์พุต Low = 0 to 0.5 volts


High = 3.0 to 5.0 volts

สัญญาณ อินพุตและเอาท์พุตให้ ลอจิก 1 คือ ระดับสัญญาณเป็น High


ถ้ามีสัญลักษณ์ (\*) ตามท้าย ลอจิก 1 คือระดับสัญญาณเป็น Low



รูปที่ ก.1 แผนภาพการทำงานของ ADC model 8706



รูปที่ ก.2 แผนภาพการติดต่อเชื่อมโยงระหว่าง ADC model 8706 กับ S-100 MCA



รูปที่ ก.3 แผนภาพเวลาการทำงานของ ADC model 8706



August 1984  
Revised April 1999

## MM74HC4066 Quad Analog Switch

### General Description

The MM74HC4066 devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low "ON" resistance and low "OFF" leakage. They are bidirectional switches, thus any analog input may be used as an output and visa-versa. Also the MM74HC4066 switches contain linearization circuitry which lowers the "ON" resistance and increases switch linearity. The MM74HC4066 devices allow control of up to 12V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when LOW. All analog inputs and out-

puts and digital inputs are protected from electrostatic damage by diodes to  $V_{CC}$  and ground.

### Features


- Typical switch enable time: 15 ns
- Wide analog input voltage range: 0-12V
- Low "ON" resistance: 30 typ (MM74HC4066)
- Low quiescent current: 80  $\mu$ A maximum (74HC)
- Matched switch characteristics
- Individual switch controls

### Ordering Code:

Order Number	Package Number	Package Description
MM74HC4066M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC4066WM	M14B	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4066SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4066MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4066N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Schematic Diagram



### Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP



### Truth Table

Input	Switch
CTL	I/O-O/I
L	"OFF"
H	"ON"

MM74HC4066 Quad Analog Switch

MM74HC4066

Absolute Maximum Ratings <sup>(Note 1)</sup>		Recommended Operating Conditions	
Supply Voltage ( $V_{CC}$ )	-0.5 to +15V	Min	Max
DC Control Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC} + 1.5V$	2	12
DC Switch I/O Voltage ( $V_{IO}$ )	$V_{EE} - 0.5$ to $V_{CC} + 0.5V$	DC Input or Output Voltage	
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	$\pm 20$ mA	( $V_{IN}, V_{OUT}$ )	0 $V_{CC}$
DC Output Current, per pin ( $I_{OUT}$ )	$\pm 25$ mA	Operating Temperature Range ( $T_A$ )	-40 +85
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	$\pm 50$ mA	Input Rise or Fall Times	
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C	( $t_r, t_f$ ) $V_{CC} = 2.0V$	1000 ns
Power Dissipation ( $P_D$ )		$V_{CC} = 4.5V$	500 ns
(Note 3)	600 mW	$V_{CC} = 9.0V$	400 ns
S O Package only	500 mW	<b>Note 1:</b> Absolute Maximum Ratings are those values beyond which damage to the device may occur.	
Lead Temperature ( $T_L$ )	260°C	<b>Note 2:</b> Unless otherwise specified all voltages are referenced to ground.	
(Soldering 10 seconds)		<b>Note 3:</b> Power Dissipation temperature derating — plastic "N" package — 12 mW/°C from 65°C to 85°C.	

DC Electrical Characteristics (Note 4)		Conditions		$T_A = 25^\circ C$		$T_A = -40 \text{ to } 85^\circ C$		$T_A = -55 \text{ to } 125^\circ C$		Units
Symbol	Parameter	$V_{CC}$		Typ	Guaranteed Limits					
$V_{IH}$	Minimum HIGH Level Input Voltage	2.0V			1.5	1.5	1.5		V	
		4.5V			3.15	3.15	3.15		V	
		9.0V			6.3	5.3	6.3		V	
		12.0V			8.4	8.4	8.4		V	
$V_{IL}$	Maximum LOW Level Input Voltage	2.0V			0.5	0.5	0.5		V	
		4.5V			1.35	1.35	1.35		V	
		9.0V			2.7	2.7	2.7		V	
		12.0V			3.6	3.6	3.6		V	
$R_{ON}$	Maximum "ON" Resistance (Note 5)	$V_{CTL} = V_{IH}, I_S = 2.0$ mA	4.5V	100	170	200	220	$\Omega$		
			9.0V	50	85	105	110	$\Omega$		
		$V_{IS} = V_{CC}$ or GND (Figure 1)	12.0V	30	70	85	90	$\Omega$		
			2.0V	120	180	215	240	$\Omega$		
			4.5V	50	80	100	120	$\Omega$		
			9.0V	35	60	75	80	$\Omega$		
$R_{ON}$	Maximum "ON" Resistance Matching	$V_{CTL} = V_{IH}, V_{IS} = V_{CC}$ or GND	4.5V	10	15	20	20	$\Omega$		
			9.0V	5	10	15	15	$\Omega$		
			12.0V	5	10	15	15	$\Omega$		
$I_{IN}$	Maximum Control Input Current	$V_{IN} = V_{CC}$ or GND $V_{CC} = 2-6V$			$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$		
$I_{IZ}$	Maximum Switch "OFF" Leakage Current	$V_{OS} = V_{CC}$ or GND	6.0V	10	$\pm 60$	$\pm 600$	$\pm 600$	nA		
		$V_{IS} = GND$ or $V_{CC}$	9.0V	15	$\pm 80$	$\pm 800$	$\pm 800$	nA		
		$V_{CTL} = V_{IL}$ (Figure 3)	12.0V	20	$\pm 100$	$\pm 1000$	$\pm 1000$	nA		
$I_{IZ}$	Maximum Switch "ON" Leakage Current	$V_{IS} = V_{CC}$ or GND	6.0V	10	$\pm 40$	$\pm 150$	$\pm 150$	nA		
		$V_{CTL} = V_{IH}$	9.0V	15	$\pm 50$	$\pm 200$	$\pm 200$	nA		
		$V_{OS} = OPEN$ (Figure 2)	12.0V	20	$\pm 60$	$\pm 300$	$\pm 300$	nA		
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		2.0	20	40	$\mu A$		
		9.0V		4.0	40	80	$\mu A$			
		12.0V		8.0	80	160	$\mu A$			

**Note 4:** For a power supply of 5V  $\pm 10\%$  the worst case on resistance ( $R_{ON}$ ) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.

**Note 5:** At supply voltages ( $V_{CC}-GND$ ) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

AC Electrical Characteristics								
$V_{CC} = 2.0V - 6.0V$ , $V_{EE} = 0V - 12V$ , $C_L = 50$ pF (unless otherwise specified)								
Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$				Units
				Typ	Guaranteed Limits			
					$T_A = 40$ to $85^\circ C$	$T_A = -55$ to $125^\circ C$		
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation Delay Switch In to Out		2.0V	25	50	30	75	ns
			4.5V	5	10	13	15	ns
			9.0V	4	8	10	12	ns
			12.0V	3	7	11	13	ns
$t_{PZL}$ , $t_{PZH}$	Maximum Switch Turn "ON" Delay	$R_L = 1$ k $\Omega$	2.0V	30	100	125	150	ns
			4.5V	12	20	25	30	ns
			9.0V	6	12	15	18	ns
			12.0V	5	10	13	15	ns
$t_{PHZ}$ , $t_{PLZ}$	Maximum Switch Turn "OFF" Delay	$R_L = 1$ k $\Omega$	2.0V	60	168	210	252	ns
			4.5V	25	36	45	54	ns
			9.0V	20	32	40	48	ns
			12.0V	15	30	38	45	ns
$f_{MAX}$	Minimum Frequency Response (Figure 7)	$R_L = 600\Omega$ $V_{IS} = 2 V_{PP}$ at $(V_{CC}/2)$ (Note 6) (Note 7)	4.5V	40				MHz
			9.0V	100				MHz
	Crosstalk Between any Two Switches (Figure 8)	$R_L = 600\Omega$ , $F = 1$ MHz (Note 7) (Note 8)	4.5V	-52				dB
			9.0V	-50				dB
	Peak Control to Switch Feedthrough Noise (Figure 9)	$R_L = 600\Omega$ , $F = 1$ MHz $C_L = 50$ pF	4.5V	100				mV
			9.0V	250				mV
	Switch OFF Signal Feedthrough Isolation (Figure 10)	$R_L = 600\Omega$ , $F = 1$ MHz $V_{(CT)}V_{IL}$ (Note 7) (Note 8)	4.5V	-42				dB
			9.0V	-44				dB
THD	Total Harmonic Distortion (Figure 11)	$R_L = 10$ k $\Omega$ , $C_L = 50$ pF, $F = 1$ kHz $V_{IS} = 4 V_{PP}$ $V_{IS} = 8 V_{PP}$	4.5V	013				%
			9.0V	008				%
$C_{IN}$	Maximum Control Input Capacitance			5	10	10	10	pF
$C_{IN}$	Maximum Switch Input Capacitance			20				pF
$C_{IN}$	Maximum Feedthrough Capacitance	$V_{CTL} = GND$		0.5				pF
$C_{PD}$	Power Dissipation Capacitance			15				pF
<p><b>Note 6:</b> Adjust 0 dBm for <math>F = 1</math> kHz (Null <math>R_L/R_{ON}</math> Attenuation)</p> <p><b>Note 7:</b> <math>V_{IS}</math> is centered at <math>V_{CC}/2</math></p> <p><b>Note 8:</b> Adjust input for 0 dBm</p>								



MM74HC4066

AC Test Circuits and Switching Time Waveforms




FIGURE 1. "ON" Resistance




FIGURE 2. "ON" Channel Leakage Current




FIGURE 3. "OFF" Channel Leakage Current




FIGURE 4.  $t_{PHL}$ ,  $t_{PLH}$  Propagation Delay Time Signal Input to Signal Output





FIGURE 5.  $t_{PZL}$ ,  $t_{PLZ}$  Propagation Delay Time Control to Signal Output






FIGURE 6.  $t_{PZH}$ ,  $t_{PHZ}$  Propagation Delay Time Control to Signal Output



AC Test Circuits and Switching Time Waveforms (Continued)




FIGURE 7. Frequency Response




FIGURE 8. Crosstalk: Control Input to Signal Output




FIGURE 9. Crosstalk Between Any Two Switches




FIGURE 10. Switch CFF Signal Feedthrough Isolation







FIGURE 11. Sinewave Distortion

MM74HC4066

Typical Performance Characteristics




Special Considerations

In certain applications the external load-resistor current may include both V<sub>CC</sub> and signal line components. To avoid drawing V<sub>CC</sub> current when switch current flows into


the analog switch input pins, the voltage drop across the switch must not exceed 0.6V (calculated from the ON resistance).

MM74HC4066

**Physical Dimensions** inches (millimeters) unless otherwise noted




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Package Number M14A



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M14B

MM74HC4066


**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M14D

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

14LD, TSSOP, JEDEC MO-153, 4.4MM WIDE




NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS

**14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC14**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)



## Analog Switch Definition of Terms

**R<sub>ON</sub>**: Resistance between the output and the input of an addressed channel.

**I<sub>S</sub>**: Current at any switch input. This is leakage current when the switch is ON.

**I<sub>D</sub>**: Current at any switch input going into the switch. This is leakage current when the switch is OFF.

**C<sub>S</sub>**: Capacitance between any open terminal "S" and ground.

**C<sub>D</sub>**: Capacitance between any open terminal "D" and ground.

**I<sub>D</sub>-I<sub>S</sub>**: Leakage current that flows from the closed switch into the body. This leakage is the difference between the current I<sub>D</sub> going into the switch and the current I<sub>S</sub> going out of the switch.

**t<sub>TRAN</sub>**: Delay time when switching from one address state to another.

**t<sub>ON</sub>**: Delay time between the 50% points of an enable input and the switch ON condition.

**t<sub>OFF</sub>**: Delay time between the 50% points of the enable input and the switch OFF condition.





## Analog Switch/Multiplexer Selection Guide

Part Number	Function	Logic Input	V <sub>S</sub> (Typ)	T <sub>ON</sub> /T <sub>OFF</sub> ns (Typ)	R <sub>ON</sub> Ω
AH0014	DPDT	TTL, DTL	+10/-22	350/600	75
AH0015	QUAD SPST	TTL, DTL	+10/-22	100/600	75
AH0019	DUAL DPST	TTL, DTL	+10/-22	100/600	75
AH5011	QUAD SPST	TTL, CMOS	—	150/300	100
AH5012		TTL, CMOS	—	150/300	150
CD4016		CMOS	±7.5	20/40	850
CD4066		CMOS	±7.5	25/50	280
LF11201/LF13201		TTL	±15	90/500	200
LF11202/LF13202		TTL	±15	90/500	200
LF11331/LF13331		TTL	±15	90/500	200
LF11332/LF13332		TTL	±15	90/500	200
LF11333/LF13333		TTL	±15	90/500	200
MM74HC4016		CMOS	±12	5/8	40
AH5020	DUAL SPDT	TTL, CMOS	—	150/300	150
CD4053	TRIPLE SPDT	CMOS	±7.5	160/75	300
MM74HC4053		CMOS	±6.0	15/16	40
AH5009	4-CHANNEL	TTL, CMOS	—	150/300	100
AH5010		TTL, CMOS	—	150/300	150
CD4052	4-CHANNEL	CMOS	±7.5	160/75	300
CD4529B	DIFFERENTIAL	CMOS	±7.5	50	350
LF13509		TTL, CMOS	±18	1600/200	350
MM74HC4052		CMOS	±6.0	15/16	40
CD4051	8-CHANNEL	CMOS	±7.5	160/75	300
CD4529B		CMOS	±7.5	50	350
LF13508		TTL, CMOS	±18	1600/200	350
MM74HC4051		CMOS	±6.0	15/16	40



# HA-2520, HA-2522, HA-2525

20MHz, High Slew Rate, Uncompensated,  
High Input Impedance, Operational Amplifiers

November 1996

### Features

- High Slew Rate ..... 120V/μs
- Fast Settling ..... 200ns
- Full Power Bandwidth ..... 2MHz
- Gain Bandwidth ( $A_V \geq 3$ ) ..... 20MHz
- High Input Impedance ..... 100MΩ
- Low Offset Current ..... 10nA

### Applications

- Data Acquisition Systems
- RF Amplifiers
- Video Amplifiers
- Signal Generators
- Pulse Amplification

### Description

HA-2520/2522/2525 comprise a series of operational amplifiers delivering an unsurpassed combination of specifications for slew rate, bandwidth and settling time. These dielectrically isolated amplifiers are controlled at close loop gains greater than 3 without external compensation. In addition, these high performance components also provide low offset current and high input impedance.


120V/μs slew rate and 200ns (0.2%) settling time of these amplifiers make them ideal components for pulse amplification and data acquisition designs. These devices are valuable components for RF and video circuitry requiring up to 20MHz gain bandwidth and 2MHz power bandwidth. For accurate signal conditioning designs the HA-2520/2522/2525's superior dynamic specifications are complemented by 10nA offset current, 100MΩ input impedance and offset trim capability. MIL-STD-883 product and data sheets are available upon request.

### Ordering Information


PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HA2-2520-2	-55 to 125	8 Pin Metal Can	T8.C
HA2-2522-2	-55 to 125	8 Pin Metal Can	T8.C
HA2-2525-5	0 to 75	8 Pin Metal Can	T8.C
HA3-2525-5	0 to 75	8 Ld PDIP	E8.3
HA4P2525-5	0 to 75	20 Ld PLCC	N20.35
HA7-2520-2	-55 to 125	8 Ld CERDIP	F8.3A
HA7-2522-2	-55 to 125	8 Ld CERDIP	F8.3A
HA7-2525-5	0 to 75	8 Ld CERDIP	F8.3A
HA9P2525-5 (H25255)	0 to 75	8 Ld SOIC	M8.15

### Pinouts


HA-2520/22 (CERDIP)  
HA-2525 (PDIP, CERDIP, SOIC)  
TOP VIEW



HA-2520/22/25  
(METAL CAN)  
TOP VIEW



HA-2525  
(PLCC)  
TOP VIEW



### HA-2520, HA-2522, HA-2525

#### Absolute Maximum Ratings

Supply Voltage (Between V+ and V- Terminals) . . . . .	40V
Differential Input Voltage . . . . .	15V
Output Current . . . . .	50mA

#### Operating Conditions

Temperature Range	
HA-2520/2522-2 . . . . .	-55°C to 125°C
HA-2525-5 . . . . .	0°C to 75°C

#### Thermal Information

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
Metal Can Package . . . . .	165	80
PDIP Package . . . . .	96	N/A
CERDIP Package . . . . .	135	50
PLCC Package . . . . .	74	N/A
SOIC Package . . . . .	157	N/A
Maximum Junction Temperature (Hermetic Packages) . . . . .	175°C	
Maximum Junction Temperature (Plastic Package) . . . . .	150°C	
Maximum Storage Temperature Range . . . . .	-65°C to 150°C	
Maximum Lead Temperature (Soldering 10s) . . . . .	300°C	
(SOIC and PLCC - Lead Tips Only)		

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

- $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### Electrical Specifications $V_{SUPPLY} = \pm 15V$

PARAMETER	TEMP (°C)	HA-2520-2			HA-2522-2			HA-2525-5			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT CHARACTERISTICS</b>											
Offset Voltage	25	-	4	8	-	5	10	-	5	10	mV
	Full	-	-	11	-	-	14	-	-	14	mV
Offset Voltage Drift	Full	-	20	-	-	25	-	-	30	-	$\mu V/^\circ C$
Bias Current	25	-	100	200	-	125	250	-	125	250	nA
	Full	-	-	400	-	-	500	-	-	500	nA
Offset Current	25	-	10	25	-	20	50	-	20	50	nA
	Full	-	-	50	-	-	100	-	-	100	nA
Input Resistance (Note 2)	25	50	100	-	40	100	-	40	100	-	M $\Omega$
Common Mode Range	Full	$\pm 10.0$	-	-	$\pm 10.0$	-	-	$\pm 10.0$	-	-	V
<b>TRANSFER CHARACTERISTICS</b>											
Large Signal Voltage Gain (Notes 3, 6)	25	10	15	-	7.5	15	-	7.5	15	-	kV/V
	Full	7.5	-	-	5	-	--	5	-	-	kV/V
Common Mode Rejection Ratio (Note 4)	Full	80	90	-	74	90	-	74	90	-	dB
Gain Bandwidth (Notes 2, 5)	25	10	20	-	10	20	-	10	20	-	MHz
Minimum Stable Gain	25	3	-	-	3	-	-	3	-	-	V/V
<b>OUTPUT CHARACTERISTICS</b>											
Output Voltage Swing (Note 3)	Full	$\pm 10.0$	$\pm 12.0$	-	$\pm 10.0$	$\pm 12.0$	-	$\pm 10.0$	$\pm 12.0$	-	V
Output Current (Note 6)	25	$\pm 10$	$\pm 20$	-	$\pm 10$	$\pm 20$	-	$\pm 10$	$\pm 20$	-	mA
Full Power Bandwidth (Notes 6, 11)	25	1.5	2.0	-	1.2	2.0	-	1.2	2.0	-	MHz
<b>TRANSIENT RESPONSE (<math>A_V = +3</math>)</b>											
Rise Time (Notes 3, 7, 8, 10)	25	-	25	50	-	25	50	-	25	50	ns
Overshoot (Notes 3, 7, 8, 10)	25	-	25	40	-	25	50	-	25	50	%
Slew Rate (Notes 3, 7, 10, 12)	25	$\pm 100$	$\pm 120$	-	$\pm 80$	$\pm 120$	-	$\pm 80$	$\pm 120$	-	V/ $\mu s$
Settling Time (Notes 3, 7, 10, 12)	25	-	0.20	-	-	0.20	-	-	0.20	-	$\mu s$

HA-2520, HA-2522, HA-2525

Electrical Specifications  $V_{SUPPLY} = \pm 15V$  (Continued)

PARAMETER	TEMP (°C)	HA-2520-2			HA-2522-2			HA-2525-5			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY CHARACTERISTICS</b>											
Supply Current	25	-	4	6	-	4	6	-	4	6	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90	-	74	90	-	74	90	-	dB

NOTES:

2. This parameter value is based on design calculations.
3.  $R_L = 2k\Omega$ .
4.  $V_{CM} = \pm 10V$ .
5.  $A_V > 10$ .
6.  $V_O = \pm 10.0V$ .
7.  $C_L = 50pF$ .
8.  $V_O = \pm 200mV$ .
9.  $\Delta V = \pm 5.0V$ .
10. See Transient Response Test Circuits and Waveforms.
11. Full Power Bandwidth guaranteed based on slew rate measurement using:  $FPBW = \frac{\text{Slew Rate}}{2\pi V_{PEAK}}$ .
12.  $V_{OUT} = \pm 5V$ .

Test Circuits and Waveforms





FIGURE 1. SLEW RATE AND SETTLING TIME



NOTE: Measured on both positive and negative transitions from 0V to +200mV and 0V to -200mV at the output.

FIGURE 2. TRANSIENT RESPONSE





FIGURE 3. SLEW RATE AND TRANSIENT RESPONSE




NOTES:

13.  $A_V = -3$ .
14. Feedback and summing resistor ratios should be 0.1% matched.
15. Clipping diodes CR<sub>1</sub> and CR<sub>2</sub> are optional. HP5082-2810 recommended.

FIGURE 4. SETTLING TIME TEST CIRCUIT

HA-2520, HA-2522, HA-2525


Test Circuits and Waveforms (Continued)



NOTE: Tested offset adjustment range is  $|V_{OS} + 1mV|$  minimum referred to output. Typical ranges are  $\pm 20mV$  with  $R_T = 20k\Omega$ .

FIGURE 5. SUGGESTED  $V_{OS}$  ADJUSTMENT AND COMPENSATION HOOK-UP

Schematic Diagram



HA-2520, HA-2522, HA-2525

Inverting Unity Gain Circuit

Figure 6 shows a Compensation Circuit for an inverting unity gain amplifier. The circuit was tested for functionality with supply voltages from  $\pm 4V$  to  $\pm 15V$ , and the performance as tested was: Slew Rate  $\approx 120V/\mu s$ ; Bandwidth  $\approx 10MHz$ ; and Settling Time (0.1%)  $\approx 500ns$ . Figure 7 illustrates the amplifier's frequency response, and it is important to note that capacitance at pin 8 must be minimized for maximum bandwidth.




FIGURE 6. INVERTING UNITY GAIN CIRCUIT




FIGURE 7. FREQUENCY RESPONSE FOR INVERTING UNITY GAIN CIRCUIT

Typical Performance Curves  $V_S = \pm 15V, T_A = 25^\circ C$ , Unless Otherwise Specified




FIGURE 8. OFFSET VOLTAGE vs TEMPERATURE (6 TYPICAL UNITS FROM 3 LOTS)




FIGURE 9. BIAS CURRENT vs TEMPERATURE (6 TYPICAL UNITS FROM 3 LOTS)




FIGURE 10. OFFSET CURRENT vs TEMPERATURE (5 TYPICAL UNITS FROM 3 LOTS)




FIGURE 11. OPEN LOOP GAIN vs TEMPERATURE (6 TYPICAL UNITS FROM 3 LOTS)

$V_S = \pm 15V$ ,  $T_A = 25^\circ C$ , Unless Otherwise Specified (Continued)




FIGURE 12. OUTPUT CURRENT vs SUPPLY VOLTAGE




FIGURE 13. OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE




FIGURE 14. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 15. FREQUENCY RESPONSE




FIGURE 16. OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMP PIN TO GROUND




FIGURE 17. INPUT NOISE CHARACTERISTICS

HA-2520, HA-2522, HA-2525

$V_S = \pm 15V$ ,  $T_A = 25^\circ C$ , Unless Otherwise Specified (Continued)




FIGURE 18. OUTPUT VOLTAGE SWING vs FREQUENCY




FIGURE 19. NORMALIZED AC PARAMETERS vs SUPPLY VOLTAGE



**DIE DIMENSIONS:**

67 mils x 57 mils x 19 mils  
(1700 $\mu$ m x 1440 $\mu$ m x 483 $\mu$ m)

**METALLIZATION:**

Type: Al, 1% Cu  
Thickness: 16k $\text{\AA}$   $\pm$ 2k $\text{\AA}$

**SUBSTRATE POTENTIAL:**

Unbiased

**PASSIVATION:**


Type: Nitride (Si<sub>3</sub>N<sub>4</sub>) over Silox (SiO<sub>2</sub>, 5% Phos.)  
Silox Thickness: 12k $\text{\AA}$   $\pm$ 2k $\text{\AA}$   
Nitride Thickness: 3.5k $\text{\AA}$   $\pm$ 1.5k $\text{\AA}$

**TRANSISTOR COUNT:**

40

**PROCESS:**

Bipolar Dielectric Isolation



All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

**NORTH AMERICA**

Harris Semiconductor  
P. O. Box 883, Mail Stop 53-210  
Melbourne, FL 32902  
TEL: 1-800-442-7747  
(407) 729-4984  
FAX: (407) 729-5321

**EUROPE**

Harris Semiconductor  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

**ASIA**

Harris Semiconductor PTE Ltd.  
No. 1 Tannery Road  
Cencon 1, #09-01  
Singapore 1334  
TEL: (65) 748-4200  
FAX: (65) 748-0400



# QCT

ภาคผนวก ก.

Quartz Crystals & Crystal Clock Oscillators

## QC-OS-14 Hcmos/TTL compatible oscillator



The QS- OS- 14 is a stand oscillator to drive Hcmos loads 10TTL gates. A tri- state enat function on pin 1 to facilitate te automatic test equipment is future. All metal huosing havin ground can assure best shi minimize EMI radiation. He capability is also available

### Specifications

Operating temp.	0°C to +70°C
Storage temp.	-40 to +100°C
Supply voltage	5.0V ±0.5Volt DC
E/D function	#1 open - #14 active #1 >2.2V - #14 active #1 < 0.8V - #14 HighZ

### Features

- 50pF Hcmos load for 1M 106MHz
- Hcmos/TTL compatible c
- Tri-state Enable/disable
- Industry standard lead sp

Crystals

Clock oscillators



Special oscillators

Crystal filters

Others

Inquiry / reply  
feedback form

Parameters	Conditions	Specifications		
		QC-OS-8	QC-OS-8T	QC-OS-8TV
Type		QC-OS-8	QC-OS-8T	QC-OS-8TV
Frequency range	All conditions	1.00 ~ 106.00	1.00 ~ 106.00	1.00 ~ 106.00
Frequency stability	All conditions	±25 (A) ±50 (B) ±100 (C)	±25 (A) ±50 (B) ±100 (C)	±25 (A) ±50 (B) ±100 (C)
Output voltage	Voh Vol	2.4 min / Vdd - 0.5 min. 0.4 max. / 0.5 max.		
Output load	All conditions	10 15	10 15	10 50
Rise & fall time	Hcmos-C1 max	8 max.		6 max.
Current consump- tion	1.00 ~ 25MHz 25.0 ~ 40MHz 40.0 ~ 70MHz 70 ~ 106MHz	20 30 40 55		25 35 50 60
Output symmetry		40 : 60		



## ประวัติผู้เขียน

นาย ราชันย์ สุรณเร เกิดวันที่ 27 ธันวาคม พ.ศ. 2514 ที่ อำเภอป่าพอง จังหวัดขอนแก่น สำเร็จการศึกษาปริญญาตรีวิศวกรรมศาสตรบัณฑิต สาขาเทคโนโลยีการวัดคุมทางอุตสาหกรรม จากสถาบันเทคโนโลยีพระจอมเกล้าเจ้าคุณทหารลาดกระบังในปีการศึกษา 2538 ศึกษาต่อระดับปริญญาโท ที่ ภาควิชาวิศวกรรมเทคโนโลยี คณะวิศวกรรมศาสตร์ จุฬาลงกรณ์มหาวิทยาลัย ปัจจุบันทำงาน ตำแหน่ง วิศวกร แผนกซ่อมบำรุง ที่ บริษัท ไทยยูนิค จำกัด

