

## เอกสารอ้างอิง


1. "PAL-Colour Pattern Generators", P 7-8 Philips Co, Holland 1968.
2. GEOFFREY H.HUTSON. "Colour Television Theory", P 35-39 Mc Graw - Hill, 1971.
3. ดร.ชัย เมฆสุวรรณ และนายพนิจ มีคุณ "เทคนิคการซ่อมเครื่องรับโทรทัศน์", หน้า 14-15 จัดพิมพ์โดยสมาคมส่งเสริมความรู้ด้านเทคโนโลยีและห่วงโซ่อุปทานประเทศไทย พ.ศ. 2513
4. CLYDE N.HERRICK, "Television Theory and Sevicing" P 434-440, Reston Publishing Co, Inc.1976.
5. E.A. PARR, "Versatile Sync Pulse Generator", P 410-415 Television Volume 28 No 8, 1978.
6. M. KURITA and Prof. H.FUKUKITA "The Fundamental of Television System", P 21-31 NHK Central Training Institute, 1963.
7. DON LANCASTER "TTL Cook Book", P 193-196, Howard W.Sams, 1974.
8. WALTER G.JUNG, "IC Timer Cook Book", P 11-18 Howard W.Sams & Co.,Inc., 1977.
9. MITON WILCOX, "An Integrated TV Video Modulation System" P 69-77 IEEE Transaction on consumer Electronics volume CE-23, 1977.
10. "Semi conductor Data Libary", P 4-84 to 4-87, Motorola Semiconductor Products Inc., Volume 6/series B, 1976.
11. "Linear Databook", P 10-151 to 10-159, National Semiconductor Corporation, Santa Clara, California, 1978.
12. JOHN WRIGHT, "Audio Handbook", P 4-21 to 4-27 National Semiconductor Corporation, Santa Clara, California, 1976.

13. BERNARD GROB, "Basic Television Principles and Servicing", P 25,  
Fourth Edition, McGraw-Hill, 1975.
14. GERALD E.WILLIAMS, "Practical Transistor Circuit Design and  
Analysis", P 310-316 McGraw-Hill, Inc., 1973.
15. JACOB MILLMAN, and CHRISTOS C.HALKIAS, "Integrated Electronics :  
Analog And Digital Circuits And Systems", P 546, McGRAW-HILL,  
Inc., 1972.
16. J.M. Calvert and M.A.H. McCausland, "Electronics" P 346-374, John  
Wiley & Sons, 1978.
17. กฤษดา วิศวกรรมนท-ยืน ภูราราม "ไมโครโปรดเซสเซอร์" หน้า 128-138  
สมาคมส่งเสริมเทคโนโลยี (ไทย-ญี่ปุ่น) 1980
18. ยืน ภูราราม "เทคนิคการประยุกต์และใช้งานไอซีทีเอล" หน้า 68-71 บริษัท ชีเอคบู-  
เกชั่น จำกัด พ.ศ. 2521
19. "The TTL Data Book for Design Engineers" P 171-172, Texas Instruments Incorporated", 1973

Electrical data of Digital Integrated Circuits.

**QUAD 2-INPUT NAND GATE**

**7400**



TOP VIEW


All four positive-logic NAND gates may be used independently. On any one gate, when either input is low the output is driven high. If both inputs are high the output is low.

Propagation delay ..... 10 nanoseconds average

Current per package ..... 12 milliamperes average

**8-INPUT NAND GATE**

**7430**



TOP VIEW

There is only a single gate per package. Any input-low condition drives the output high. When all inputs are high, the output is low.

Propagation delay ..... 10 nanoseconds typical

Current per package ..... 2 milliamperes average

ການປັບປຸງ ນ.(ກວ)

## POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

### recommended operating conditions

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>1</sup>		SERIES 54 MIN TYP MAX	SERIES 54H MIN TYP MAX	SERIES 54L MIN TYP MAX	SERIES 54S MIN TYP MAX	SERIES 74 MIN TYP MAX	SERIES 74H MIN TYP MAX	SERIES 74L MIN TYP MAX	SERIES 74S MIN TYP MAX
		'00, '04, '10, '20, '30	'H00, 'H04, 'H10, 'H20, 'H30								
Supply voltage, V <sub>CC</sub>		4.5	5	4.5	5	5.5	4.5	5	5.5	4.5	5
		4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75
High-level output current, I <sub>OH</sub>	54 Family	-400	-	-500	-	-100	-	-400	-	-1000	-
	74 Family	-400	-	-500	-	-200	-	-400	-	-1000	-
Low-level output current, I <sub>OL</sub>	54 Family	16	-	20	-	2	-	4	-	26	-
	74 Family	16	-	20	-	3.6	-	8	-	20	-
Operating free-air temperature, T <sub>A</sub>	54 Family	-55	125	-55	125	-55	125	-55	125	-55	125
	74 Family	0	70	0	70	0	70	0	70	0	70

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>1</sup>		SERIES 54 MIN TYP MAX	SERIES 54H MIN TYP MAX	SERIES 54L MIN TYP MAX	SERIES 54S MIN TYP MAX	SERIES 74 MIN TYP MAX	SERIES 74H MIN TYP MAX	SERIES 74L MIN TYP MAX	SERIES 74S MIN TYP MAX
		'00, '04, '10, '20, '30	'H00, 'H04, 'H10, 'H20, 'H30								
V <sub>IH</sub> High-level input voltage	1, 2			2	2	2	2	2	2	2	V
V <sub>IL</sub> Low-level input voltage	1, 2			54 Family	0.8	0.8	0.7	0.7	0.8	0.8	V
V <sub>I</sub> Input clamp voltage	3	V <sub>CC</sub> = MIN, I <sub>I</sub> = $\frac{1}{2}$		54 Family	-1.5	-1.5	-1.5	-1.5	1.5	-1.2	V
V <sub>OH</sub> High-level output voltage	1	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>II</sub> max	I <sub>OH</sub> = MAX	54 Family	2.4	3.4	2.4	3.5	2.4	3.2	V
V <sub>OL</sub> Low-level output voltage	2	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = MAX	54 Family	0.2	0.4	0.2	0.4	0.15	0.3	V
I <sub>I</sub> Input current at maximum input voltage	4	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		54 Family	0.2	0.4	0.2	0.4	0.2	0.4	V
I <sub>IH</sub> High-level input current	4	V <sub>CC</sub> = MAX		V <sub>IH</sub> = 2.4 V	40	50	10	10	1	1	mA
I <sub>IL</sub> Low-level input current	5	V <sub>CC</sub> = MAX	V <sub>IL</sub> = 0.3 V	V <sub>I</sub> = 2.7 V	1.530	-1.6	-2	-2	20	50	mA
I <sub>OS</sub> Short-circuit output current <sup>2</sup>	6	V <sub>CC</sub> = MAX	V <sub>IL</sub> = 0.6 V	54 Family	-20	-55	-40	-100	-15	-40	-100
I <sub>CC</sub> Supply current	7	V <sub>CC</sub> = MAX		54 Family	-18	-55	-40	-100	-3	-5	-100

<sup>1</sup> For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>2</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

$I_{I1} = -12$  mA for SNS54H/SN74H<sup>1</sup>, and -18 mA for SNS54H/SN74L<sup>1</sup> and SNS4S/SN74S<sup>1</sup>.

\* Not more than one output should be shorted at a time, and for SNS54H/SN74H<sup>1</sup> and SNS4S/SN74S<sup>1</sup>, duration of short circuit should not exceed 1 second.

<sup>1</sup> The input clamp voltage specification is effective for Series 54, 74 and 74L parts dated coded 7332 or higher.


## ການພັນວົງ ນ. (ກອ)

### POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

switching characteristics at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

TYPE	ICCH (mA)		ICCL (mA)		ICC (mA) Average per gate		TEST CONDITIONS <sup>a</sup>	tPLH (ns) Pulse-to-high-level output, low-to-high-level input		tPHL (ns) Pulse-to-low-level output, high-to-low-level input		
	TYPE	MAX	MAX	MAX	MAX	TYP		MIN	TYP	MAX	MIN	TYP
'00	4	8	12	22	2	1.1	22	7	15			
'04	6	12	18	33	2	0.4, 20		12	22	8	15	
'10	3	6	9	16.5	2	30		13	22	8	15	
'20	2	4	6	11	2	100				5.9	10	6.2
'30	1	2	3	6	2	'H04				6	10	6.5
'H00	10	16.8	26	40	4.6	'H10				5.9	10	6.3
'H04	16	26	40	58	4.5	'H20				6	10	7
'H10	7.5	12.6	19.5	30	4.5	'H30				6	10	10
'H20	5	1.4	1.3	4.5	4.5	'L00				6.8	10	12
'H30	2.5	4.7	6.5	11.0	4.5	'L04				10	15	17
'L00	0.44	0.8	1.16	4.04	0.20	'L10, L20				15	60	31
'L04	0.66	1.2	1.74	3.06	0.20	'L30				30	60	60
'L10	0.13	0.6	0.87	1.53	0.20	'LS00, 'LS04				70	100	70
'L20	0.22	0.4	0.58	1.02	0.20	'LS10, 'LS20				10	20	20
SN54L30	0.11	0.33	0.20	0.51	0.20	'S00, 'S14				25	35	35
SN74L30	0.11	0.2	0.29	0.51	0.20	'S10, 'S20				2	3	5
'LS00	0.8	1.6	2.4	4.4	0.4	'S20, 'S133				4.5	5	5
'LS04	1.2	2.4	3.6	6.6	0.4	'S30				6	2	4.5
'LS10	0.6	1.2	1.8	3.3	0.4					6.5		
'LS20	0.4	0.8	1.2	2.2	0.4							
'LS30	0.35	0.5	0.6	1.1	0.48							
'S00	10	16	20	36	3.75							
'S04	15	24	30	54	3.75							
'S10	7.5	12	15	27	3.75							
'S20	6	8	10	18	3.75							
'S30	3	6	5.5	10	4.25							
'S133	3	6	5.5	10	4.75							

<sup>a</sup> Maximum values of ICC are over the recommended operating ranges of  $V_{CC}$  and  $T_A$ ; typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .  
 schematics (each gate)



'LS00, 'LS04, 'LS10, 'LS20,  
'LS30 CIRCUITS

'H00, 'H04, 'H10, 'H20, 'H30 CIRCUITS

'S00, 'S10, 'S20,  
'S30 CIRCUITS

Resistance values shown are nominal and in ohms.


'LS04L, 'SN74L' circuits.  
Input clamp diodes not on

SN54L, SN74L' circuits.

ການພັນວົງ ກ.(ໜອ)

7476

**DUAL JK LEVEL-TRIGGERED FLIP-FLOP  
(With Preset and Preclear)**



Contains two independent level-triggered JK flip-flops. Note the unusual supply connections.

This is a clocked logic block and is covered in detail in Chapter 5. There are two outputs: Q, and its complement  $\bar{Q}$ .

Under certain input conditions, Q and  $\bar{Q}$  can change whenever the Clock input goes to a low level. The Q and  $\bar{Q}$  outputs do not change for a change in the J and K inputs; the only time they can change is as the input clock goes to a low level.

If J and K are grounded, the clock does nothing. If J and K are made positive, the clock changes the output states on Q and  $\bar{Q}$ , or binarily divides. If J is high and K is low, clocking makes Q high and  $\bar{Q}$  low. If J is low and K is high, clocking makes Q low and  $\bar{Q}$  high.

Information on the J and K inputs can be changed only once immediately after clocking. Further changes can bring about invalid operation (see Chapter 5). The clock must be conditioned to drop very rapidly per desired operation.

The Clear and Set Inputs should be left, or tied positive for normal operation. If the Clear input is grounded, the flip-flop immediately goes into the state with Q low and  $\bar{Q}$  high. If the Set Input is grounded, the flip-flop immediately goes into the state with Q high and  $\bar{Q}$  low. Set and Clear should never be simultaneously grounded, or a disallowed state will result.

Maximum toggle frequency ..... 20 megahertz

Current per package ..... 20 milliamperes



## ການປັບປຸງ ກ.(ທອ)

### SERIES 54/74 FLIP-FLOPS


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>1</sup>	FROM (INPUT)		TO (OUTPUT)		TEST CONDITIONS		'70			'72, '73 '76, '107			'74			'109			'110			'111			UNIT	
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
$f_{max}$	20	35	50	15	20	25	25	33	40	20	25	25	20	25	20	25	25	20	25	20	25	20	25	20	MHz	
$t_{PLH}$	0	0	0	50	50	50	10	15	12	20	12	20	12	18	12	20	12	18	12	20	12	18	12	30	nsec	
$t_{PHL}$ (as applicable)	0	0	0	50	50	50	40	40	40	35	35	35	18	25	20	15	15	12	20	12	18	12	18	12	nsec	
$t_{PLH}$	0	0	0	50	50	50	16	25	25	40	17	25	18	25	20	15	15	12	20	12	18	12	30	nsec		
$t_{PHL}$ (as applicable)	0	0	0	50	50	50	25	40	40	40	17	25	18	25	20	15	15	12	20	12	18	12	30	nsec		
$t_{PLH}$	0	0	0	10	27	50	10	16	25	10	14	25	4	10	16	10	20	30	6	12	17	10	20	30	nsec	
$t_{PHL}$	0 or 0	10	18	50	10	25	40	10	20	40	9	18	28	6	13	20	10	20	30	10	20	30	10	20	30	nsec


<sup>1</sup> $f_{max}$  = maximum clock frequency;  $t_{PLH}$  = propagation delay time;  $t_{PHL}$  = propagation delay time, low-to-high-level output.

NOTE 2: Load circuit and voltage waveforms are shown on page 148.


#### functional block diagrams



'70-GATED J-K WITH CLEAR AND PRESET



'74-GATED J-K WITH CLEAR AND PRESET



'109-GATED J-K WITH CLEAR AND PRESET


- See following pages for:  
 '73-DUAL J-K WITH CLEAR  
 '74-DUAL J-K WITH CLEAR AND PRESET  
 '76-DUAL J-K WITH CLEAR AND PRESET  
 '107-DUAL J-K WITH CLEAR

- '110-DUAL J-K WITH CLEAR AND PRESET  
 '111-DUAL J-K WITH CLEAR AND PRESET  
 '112-DUAL J-K WITH CLEAR AND PRESET

ການປະໜວດ ຖ.(ກວ)

7445

**BCD TO 1-OF-10 DECODER/DRIVER  
(30-Volt, 80-mA Output)**



TOP VIEW

This package accepts a 1-2-4-8 Binary Coded Decimal (BCD) input code and provides a grounded output for the selected state. All other outputs remain an open circuit. For instance, a 0111 input or "1" = 1, "2" = 1, "4" = 1, and "8" = 0 gives output line No. 7 a low state; all others remain open circuited.

Outputs can sink up to 80 milliamperes in the low state and withstand up to 30 volts in the off state. An output-high condition can only be obtained by a resistor or lamp load pulling up to some voltage less than 30. Note that the supply voltage for this package must be +5 volts.

The package can serve as a binary to 1-of-8 decoder by grounding pin No. 12.

Slight settling glitches and overlaps during address (input) changes are possible. Any Input code over 1001 sends all inputs to the open-circuit condition.

Propagation delay ..... 45 nanoseconds

Current per package ..... 43 milliamperes

# ມາກເບີນວັດ ປ. (ກພ)

**TTL  
MSI**

## TYPES SN5445, SN7445 BCD-TO-DECIMAL DECODERS/DRIVERS

BULLETIN NO. DL-S 7211816, DECEMBER 1972

### FOR USE AS LAMP, RELAY, OR MOS DRIVERS

#### featuring

- Full Decoding of Input Logic
- 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions

#### logic


NO.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	H	L	H	H	H
6	L	H	H	L	H	H	H	H	H	H	H	L	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H
	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = high level (off), L = low level (on).


#### description

These monolithic BCD-to-decimal decoders/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature TTL inputs and high-performance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logic-circuit drivers. Each of the high-breakdown output transistors (30 volts) will sink up to 80 milliamperes of current. Each input is one normalized Series 54/74 load. Inputs and outputs are entirely compatible for use with TTL or DTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 215 milliwatts.

J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)



#### functional block diagram



## ການຄົມວັດ ກ.(ຫວ)

**TYPES SN5445, SN7445  
BCD-TO-DECIMAL DECODERS/DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Maximum current into any output (off-state)	1 mA
Operating free-air temperature range: SN5445 Circuits	-55°C to 125°C
SN7445 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	SN5445			SN7445			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage				30		30	V
Operating free-air temperature, $T_A$	-55	125	0	0	70	70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)



PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage			0.8		V
$V_I$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{O(\text{on})}$ On-state output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$		0.5	0.9	V
$V_{O(\text{off})}$ Off-state output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_O(\text{off}) = 250 \mu\text{A}$			0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$		1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	SN5445	43	62	mA
		SN7445	43	70	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output			50		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}$ , $R_L = 100 \Omega$ , See Note 3			50	ns

NOTE 3: Load circuit and waveforms are shown on page 148.

## schematics of inputs and outputs



## ການພັນກົມ ຖ. (ກອ)

**TTL  
MSI**

### TYPES SN5490A, SN5492A, SN5493A, SN54L90, SN54L93, SN7490A, SN7492A, SN7493A, SN74L90, SN74L93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

BULLETIN NO. DL-S 7211807, DECEMBER 1972

'90A, 'L90 ... DECADE COUNTERS

'92A ... DIVIDE-BY-TWELVE  
COUNTER

'93A, 'L93 ... 4-BIT BINARY  
COUNTERS


#### description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A and 'L90, divide-by-six for the '92A, and divide-by-eight for the '93A and 'L93.

All of these counters have a gated zero reset and the '90A and 'L90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the B input is connected to the Q<sub>A</sub> output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'L90 counters by connecting the Q<sub>D</sub> output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q<sub>A</sub>.

#### functional block diagrams





## ການປັບປຸງ ຖ.(ໜອ)

### TYPES SN5490A, SN5492A, SN5493A, SN54L90, SN54L93, SN7490A, SN7492A, SN7493A, SN74L90, SN74L93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

**'90A, 'L90**  
BCD COUNT SEQUENCE  
(See Note A)


COUNT	OUTPUT
	Q <sub>D</sub> Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
0	L L L L
1	L L L H
2	L L H L
3	L L H H
4	L H L L
5	L H L H
6	L H H L
7	L H H H
8	H L L L
9	H L L H

**'90A, 'L90**  
BI-QUINARY (5-2)  
(See Note B)

COUNT	OUTPUT
	Q <sub>A</sub> Q <sub>D</sub> Q <sub>C</sub> Q <sub>B</sub>
0	L L L L
1	L L L H
2	L L H L
3	L L H H
4	L H L L
5	H L L L
6	H L L H
7	H L H L
8	H L H H
9	H H L L

#### schematics of inputs and outputs

**'90A, '92A, '93A**



**'90A, 'L90**  
RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT
R <sub>D(1)</sub>	R <sub>D(2)</sub>	R <sub>g(1)</sub>	R <sub>g(2)</sub>	Q <sub>D</sub> Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
H	H	L	X	L L L L
H	H	X	L	L L L H
X	X	H	H	H L L H
X	L	X	L	COUNT
L	X	L	X	COUNT
L	X	X	L	COUNT
X	L	L	X	COUNT

**'92A**  
COUNT SEQUENCE  
(See Note C)

COUNT	OUTPUT
	Q <sub>D</sub> Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
0'	L L L L
1	L L L H
2	L L H L
3	L L H H
4	L H L L
5	L H L H
6	H L L L
7	H L L H
8	H L H L
9	H L H H
10	H H L L
11	H H L H

**'93A, 'L93**  
COUNT SEQUENCE  
(See Note C)


COUNT	OUTPUT
	Q <sub>D</sub> Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
0	L L L L
1	L L L H
2	L L H L
3	L L H H
4	L H L L
5	L H L H
6	L H H L
7	L H H H
8	H L L L
9	H L L H
10	H L H L
11	H L H H
12	H H L L
13	H H L H
14	H H H L
15	H H H H


**'92A, '93A, 'L93**  
RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT
R <sub>D(1)</sub>	R <sub>D(2)</sub>	Q <sub>D</sub> Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
H	H	L L L L
L	X	...
X	L	COUNT

- NOTES: A. Output Q<sub>A</sub> is connected to input B for BCD count.  
B. Output Q<sub>D</sub> is connected to input A for bi-quinary count.  
C. Output Q<sub>A</sub> is connected to input B.  
D. H = high level, L = low level, X = irrelevant

**'90A, '92A, '93A, 'L90, 'L93**




**DUAL 4-INPUT NAND GATE****7420**

TOP VIEW

Both 4-Input gates may be used independently. On either gate, any input-low condition drives the output high. When all inputs are high, the output is low.

Propagation delay ..... 10 nanoseconds typical

Current per package ..... 4 milliamperes average

**HEX INVERTER****7404**

TOP VIEW

All six inverters may be used independently. On any one inverter, the low-input condition drives the output high. The high-input condition drives the output low.

Propagation delay ..... 10 nanoseconds average

Current per package ..... 12 milliamperes average

7410

**TRIPLE 3-INPUT NAND GATE**

TOP VIEW

All three positive-logic NAND gates may be used independently. On any one gate, when any input is low, the output is driven to a high state. When all three inputs are high, the output is driven to a low state.

Propagation delay ..... 9 nanoseconds average

Current per package ..... 6 milliamperes average

## Electrical data of Linear Integrated Circuit

National  
Semiconductor

Audio, Radio and TV Circuits

## LM1889 TV video modulator

## general description

The LM1889 is designed to interface audio, color-difference, and luminance signals to the antenna terminals of a TV receiver. It consists of a sound subcarrier oscillator, chroma subcarrier oscillator, quadrature chroma modulators, and RF oscillators and modulators for two low-VHF channels.


The LM1889 allows video information from VTR's, games, test equipment, or similar sources to be displayed on black and white or color TV receivers. When used with the MM57100 and MM53104, a complete TV game is formed.

## features

- dc channel switching
- 12V to 18V supply operation
- Excellent oscillator stability
- Low intermodulation products
- 5 Vp-p chroma reference signal
- May be used to encode composite video


## block diagram

Dual-In-Line Package



Order Number LM1889N  
See NS Package N18A

## dc test circuit



## ภาคผนวก ช. (ก)

LM1889

**absolute maximum ratings**

Supply Voltage V14, V16 max	19 Vdc
Power Dissipation Package (Note 1)	1390 mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Chroma Osc Current I17 max	10 mAdc
(V16-V15) max	±5 Vdc
(V14-V10) max	7V
(V14-V11) max	7V
Lead Temperature (Soldering, 10 seconds)	300°C

**dc electrical characteristics** (dc Test Circuit, All SW Normally Pos. 1, V = 15V, VB = VC = 12V)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current, IS		20	35	45	mA
Sound Oscillator, Current Change, ΔI15	Change VA From 12.5V to 17.5V	0.3	0.6	0.9	mA
Chroma Oscillator Balance, V17		9.5	11.0	12.5	V
Chroma Modulator Balance, V13		7.0	7.4	7.8	V
R-Y Modulator Output Level, ΔV13	SW 3, Pos. 2, Change SW 1 From Pos. 1 to Pos. 2	0.6	0.9	1.2	V
B-Y Modulator Output Level, ΔV13	SW 3, Pos. 2, Change SW 2 From Pos. 1 to Pos. 2	0.6	0.9	1.2	V
Chroma Modulator Conversion Ratio, ΔV13/ΔV3	SW 3, Pos. 2, Change SW 0 From Pos. 1 to Pos. 2. Divide ΔV13 by ΔV3	0.45	0.70	0.95	V/V
Ch. A Oscillator "OFF" Voltage, V8, V9	SW 4, Pos. 2	0.5	1.5	3.0	V
Ch. A Oscillator Current Level, Ig	VB = 12V, VC = 13V	2.5	3.5	5	mA
Ch. B Oscillator "OFF" Voltage, V6, V7		0.5	1.5	3.0	V
Ch. B Oscillator Current Level, Ig	SW 4, Pos. 2, VB = 12V, VC = 13V	2.5	3.5	5	mA
Ch. A Modulator Conversion Ratio, ΔV11/(V13-V12)	SW 1, SW 2, SW 3, Pos. 2, VB = 12V, Change VC From 13V to 11V For ΔV11 Divide By V13-V12	0.40	0.55	0.70	V/V
Ch. B Modulator Conversion Ratio, ΔV10/(V13-V12)	All SW, Pos. 2, VB = 12V, Change VC From 13V to 11V Divide as Above	0.40	0.55	0.70	V/V

**ac electrical characteristics** (ac Test Circuit, V = 15V)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Chroma Oscillator Output Level, V17	CLOAD ≤ 20 pF	4	5	4	Vpp
Sound Carrier Oscillator Level, V15	Loaded by RC Coupling Network	2	3	4	Vpp
Ch. 3 RF Oscillator Level, V8, V9	Ch. Sw. Pos. 3, f = 61.25 MHz, Use FET Probe.	200	350		mVpp
Ch. 4 RF Oscillator Level, V6, V7	Ch. Sw. Pos. 4, f = 67.25 MHz, Use FET Probe	200	350		mVpp

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 90°C/W junction to ambient.


## ການພັງການ ຂ. (ກວ)

LM1889

## design characteristics (ac Test Circuit, V = 15V)

PARAMETER	TYP	UNITS	PARAMETER	TYP	UNITS
Oscillator Supply Dependence Chroma, $f_0 = 3.579545 \text{ MHz}$	3	Hz/V	RF Modulator Conversion Gain, $f = 61.25 \text{ MHz}$ , $V_{OUT}/(V_{13}-V_{12})$	10	mVrms/V
Sound Carrier, RF	See Curves		3.58 MHz Differential Gain	5	%
Oscillator Temperature Dependence (IC Only)	0.05	ppm/ $^{\circ}\text{C}$	Differential Phase	3	degrees
Chroma	-15	ppm/ $^{\circ}\text{C}$	2.5 Vp-p Video, 87.5% mod.		
Sound Carrier	-50	ppm/ $^{\circ}\text{C}$			
RF					
Chroma Oscillator Output, Pin 17	20	ns	Output Harmonics Below Carrier		
$t_{RISE}, 10\%-90\%$	30	ns	2nd, 3rd	-12	dB
$t_{FALL}, 90\%-10\%$	51	%	4th and above	-20	-18
Duty Cycle (+) Half Cycle	49	%			
(-) Half Cycle					
RF Oscillator Maximum Operating Frequency (Temperature Stability Degraded)	100	MHz	Input Impedances		
Chroma Modulator ( $f = 3.58 \text{ MHz}$ )	0.6	Vp-p/V	Chroma Modulator, Pins 2, 4	500k//2 pF	
B-Y Conversion Gain $V_{13}/(V_4-V_3)$	0.6	Vp-p/V	RF Modulator, Pin 12	1M//2 pF	
R-Y Conversion Gain $V_{13}/(V_2-V_3)$	$\pm 0.5$	dB	Pin 13	250k//3.5 pF	
Gain Balance					
Bandwidth					
	See Curve				


## ac test circuit




LM1889

typical performance characteristics


Sound Carrier Oscillator  
Supply Dependence  
 $f_0 = 4.5 \text{ MHz}$




RF Oscillator Frequency  
Supply Dependence  
 $f_0 = 67.25 \text{ MHz}$




Chroma Modulator  
Transconductance Bandwidth  
 $I_{OUT} 13/V1 \text{ or } 18$



Chroma Modulator  
Common-Mode Input Range  
Pins 2, 3, 4



RF Modulator  
Common-Mode Input Range  
Pins 12, 13 (Applications Circuit)



circuit description (Refer to Circuit Diagram)


The sound carrier oscillator is formed by differential amplifier Q3, Q4 operated with positive feedback from the pin 15 tank to the base of Q4.

The chroma oscillator consists of the inverting amplifier Q16, Q17 and Darlington emitter follower Q11, Q12. An external RC and crystal network from pin 17 to pin 18 provides an additional 180 degrees phase lag back to the base of Q17 to produce oscillation at the crystal resonance frequency. (See ac test circuit).

The feedback signal from the crystal is split in a lead-lag network to pins 1 and 18, respectively, to generate the subcarrier reference signals for the chroma modulators. The R-Y modulator consists of multiplier devices Q29, Q30 and Q21-Q24, while the B-Y modulator consists of Q31, Q32 and Q25-Q28. The multiplier outputs are coupled through a balanced summing amplifier Q37, Q38 to the input of the RF modulators at pin 13. With 0 offset at the lower pairs of the multipliers, no chroma output is produced. However, when either pin 2 or pin 4 is offset relative to pin 3 a subcarrier output current of the appropriate phase is produced at pin 13.

The channel B oscillator consists of devices Q56 and Q57 cross-coupled through level-shift zener diodes Q54 and Q55. A current regulator consisting of devices Q39-Q43 is used to achieve good RF frequency stability over supply and temperature. The channel B modulator consists of multiplier devices Q58, Q59 and Q50-Q53. The top quad is coupled to the channel B tank through isolating devices Q48 and Q49. A dc offset between pins 12 and 13 offsets the lower pair to produce an output RF carrier at pin 10. That carrier is then modulated by both the chroma signal at pin 13 and the video and sound carrier signals at pin 12. The channel A modulator shares pin 12 and 13 buffers Q45 and Q44 with channel B and operates in an identical manner.

The current flowing through channel B oscillator diodes Q54, Q55 is turned around in Q60, Q61 and Q62 to source current for the channel B RF modulator. In the same manner, the channel A oscillator Q71-Q74 uses turn-around Q77, Q78 and Q79 to source the channel A modulator. One oscillator at a time may be activated by connecting its tank to supply (see ac test circuit). The corresponding modulator is then activated by its current turn-around and the other oscillator/modulator combination remains "OFF".



LM380



## Audio, Radio and TV Circuits

### LM380 audio power amplifier general description

The LM380 is a power audio amplifier for consumer application. In order to hold system cost to a minimum, gain is internally fixed at 34 dB. A unique input stage allows inputs to be ground referenced. The output is automatically self entering to one-half the supply voltage.

The output is short circuit proof with internal thermal limiting. The package outline is standard dual-in-line. A copper lead frame is used with the center three pins on either side comprising a heat sink. This makes the device easy to use in standard p-c layout.


Uses include simple phonograph amplifiers, intercoms, line drivers, teaching machine outputs, alarms, ultrasonic drivers, TV sound systems, AM-FM radio, small servo drivers, power converters, etc.

A selected part for more power on higher supply voltages is available as the LM384. For more information see AN-69.


#### features

- Wide supply voltage range
- Low quiescent power drain
- Voltage gain fixed at 50
- High peak current capability
- Input referenced to GND
- High input impedance
- Low distortion
- Quiescent output voltage is at one-half of the supply voltage
- Standard dual-in-line package

#### connection diagrams [(Dual-In-Line Packages, Top View)]




Order Number LM380N  
See NS Package N14A





Order Number LM380N-8  
See NS Package NOBB

#### block and schematic diagrams



LM380N-8



LM380

**absolute maximum ratings**

Supply Voltage	22V
Peak Current	1.3A
Package Dissipation 14-Pin DIP (Notes 6 and 7)	10W
Input Voltage	$\pm 0.5V$
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Junction Temperature	+150°C
Lead Temperature (Soldering, 10 sec)	+300°C

**electrical characteristics (Note 1)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Power	P <sub>OUT(RMS)</sub>	(Notes 3, 4) R <sub>L</sub> = 8Ω, THD = 3%	2.5			W
Gain	A <sub>V</sub>		40	50	60	V/V
Output Voltage Swing	V <sub>OUT</sub>	R <sub>L</sub> = 8Ω		14		V <sub>PP</sub>
Input Resistance	Z <sub>IN</sub>			150k		Ω
Total Harmonic Distortion	THD	(Note 4, 5)		0.2		%
Power Supply Rejection Ratio	PSRR	(Note 2)		38		dB
Supply Voltage	V <sub>S</sub>		8		22	V
Bandwidth	BW	P <sub>OUT</sub> = 2W, R <sub>L</sub> = 8Ω		100k		Hz
Quiescent Supply Current	I <sub>Q</sub>			7	25	mA
Quiescent Output Voltage	V <sub>OUTQ</sub>		8	9.0	10	V
Bias Current	I <sub>BIAS</sub>	Inputs Floating		100		nA
Short Circuit Current	I <sub>SC</sub>			1.3		A

Note 1: V<sub>S</sub> = 18V and T<sub>A</sub> = 25°C unless otherwise specified.Note 2: Rejection ratio referred to the output with C<sub>BYPASS</sub> = 5 μF.


Note 3: With device Pins 3, 4, 5, 10, 11, 12 soldered into a 1/16" epoxy glass board with 2 ounce copper foil with a minimum surface of 6 square inches.

Note 4: If oscillation exists under some load conditions, add 2.7Ω and 0.1 μfd series network from Pin 8 to Gnd.

Note 5: C<sub>BYPASS</sub> = 0.47 μfd on Pin 1.

Note 6: The maximum junction temperature of the LM380 is 150°C.

Note 7: The package is to be derated at 12°C/W junction to heat sink pins.

**heat sink dimensions**

LM555/LM555C

Industrial/Automotive/Functional  
Blocks/ Telecommunications**LM555/LM555C timer****general description**

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.



**features**

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes


- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output

**applications**

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

**schematic diagram****connection diagrams****Metal Can Package**

Order Number LM555H, LM555CH  
See NS Package HOBC

**Dual-In-Line Package**

TOP VIEW  
Order Number LM555CN  
See NS Package NOBB

Order Number LM555J or LM555CJ  
See NS Package JOBA



## ການພັນກຳ ພ (ກອ)

**LM555/LM555C**

### applications information

#### MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than  $1/3 V_{CC}$  to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.




FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of  $t = 1.1 R_A C$ , at the end of which time the voltage equals  $2/3 V_{CC}$ . The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.




FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to  $V_{CC}$  to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of  $R$ ,  $C$  values for various time delays.

#### ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it will trigger itself and free run as a




FIGURE 3. Time Delay

multivibrator. The external capacitor charges through  $R_A + R_B$  and discharges through  $R_B$ . Thus the duty cycle may be precisely set by the ratio of these two resistors.




FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between  $1/3 V_{CC}$  and  $2/3 V_{CC}$ . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 5 shows the waveforms generated in this mode of operation.




FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C$$

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

## ການພົງກະ ພ (ທອ)

LM555/LM555C

### applications information (con't)

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$

Figure 6 may be used for quick determination of these RC values.

$$\text{The duty cycle is: } D = \frac{R_B}{R_A + 2R_B}$$




FIGURE 6. Free Running Frequency

### FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.




FIGURE 7. Frequency Divider

### PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.




FIGURE 8. Pulse Width Modulator




FIGURE 9. Pulse Width Modulator

### PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.




FIGURE 10. Pulse Position Modulator




FIGURE 11. Pulse Position Modulator

### LINEAR RAMP

When the pullup resistor,  $R_A$ , in the monostable circuit is replaced by a constant current source, a linear ramp is

# ການພັນວັດ ຂ (ໜອ)


## MC7800C Series

### MC7800C SERIES THREE-TERMINAL POSITIVE VOLTAGE REGULATORS

The MC7800C Series of three-terminal positive voltage regulators are monolithic integrated circuits designed as fixed-voltage regulators for a wide variety of applications including local, on-card regulation. Available in seven fixed output voltage options from 5.0 to 24 volts, these regulators employ internal current limiting, thermal shutdown, and safe area compensation — making them essentially blow-out proof. With adequate heatsinking they can deliver output currents in excess of 1.0 ampere. The last two digits of the part number indicate nominal output voltage.

- Output Current in Excess of 1.0 Ampere
- No External Components Required
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Packaged in the Plastic Case 313 and Case 11 (TO-220 and Hermetic TO-3)


SCHEMATIC DIAGRAM



TYPE NO./VOLTAGE


MC7805C 5.0 Volts	MC7808C 8.0 Volts	MC7818C 18 Volts
MC7806C 6.0 Volts	MC7812C 12 Volts	MC7824C 24 Volts
MC7815C 15 Volts		

### THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS




Pins 1 and 2 electrically isolated from case.  
Case is third electrical connection.

### T SUFFIX PLASTIC PACKAGE CASE 313 TO-220 Type



Pin 1. Input  
2. Ground  
3. Output

### STANDARD APPLICATION



A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.

XX = these two digits of the type number indicate voltage.

\* = Cin is required if regulator is located an appreciable distance from power supply filter.

\*\* = CO is not needed for stability; however, it does improve transient response.

XX indicates nominal voltage

### ORDERING INFORMATION

DEVICE	TEMPERATURE RANGE	PACKAGE
MC78XXCK	$T_J = 0^\circ C$ to $+150^\circ C$	Metal Power
MC78XXCT	$T_J = 0^\circ C$ to $+150^\circ C$	Plastic Power

## ການປັບປຸງ ພ (ກອ)

MC7800C Series MAXIMUM RATINGS ( $T_A = +25^\circ\text{C}$  unless otherwise noted.)

Rating	Symbol	Value	Unit
Input Voltage (5.0 V - 18 V) (24 V)	$V_{in}$	35 40	Vdc
Power Dissipation and Thermal Characteristics			
Plastic Package $T_A = +25^\circ\text{C}$ Derate above $T_A = +25^\circ\text{C}$ Thermal Resistance, Junction to Air $T_C = +25^\circ\text{C}$ Derate above $T_C = +95^\circ\text{C}$ (See Figure 1) Thermal Resistance, Junction to Case	$P_D$ $\theta_{JA}$ $\theta_{JA}$ $P_D$ $\theta_{JC}$ $\theta_{JC}$	Internally Limited 15.4 65 Internally Limited 200 5.0	Watts mW/ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$ Watts mW/ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$
Metal Package $T_A = +25^\circ\text{C}$ Derate above $T_A = +25^\circ\text{C}$ Thermal Resistance, Junction to Air $T_C = +25^\circ\text{C}$ Derate above $T_C = +65^\circ\text{C}$ (See Figure 2) Thermal Resistance, Junction to Case	$P_D$ $\theta_{JA}$ $\theta_{JA}$ $P_D$ $\theta_{JC}$ $\theta_{JC}$	Internally Limited 22.5 45 Internally Limited 182 5.5	Watts mW/ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$ Watts mW/ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$
Storage Junction Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	0 to +150	$^\circ\text{C}$

MC7805C ELECTRICAL CHARACTERISTICS ( $V_{in} = 10 \text{ V}$ ,  $I_O = 500 \text{ mA}$ ,  $0^\circ\text{C} < T_J < +125^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage ( $T_J = +25^\circ\text{C}$ )	$V_O$	-2	-2.5	5.2	Vdc
Input Regulation ( $T_J = +25^\circ\text{C}$ , $I_O = 100 \text{ mA}$ ) 7.0 Vdc $\leq V_{in} \leq$ 25 Vdc 8.0 Vdc $\leq V_{in} \leq$ 12 Vdc ( $T_J = +25^\circ\text{C}$ , $I_O = 500 \text{ mA}$ ) 7.0 Vdc $\leq V_{in} \leq$ 25 Vdc 8.0 Vdc $\leq V_{in} \leq$ 12 Vdc	$R_{in}$	- - - - -	7.0 2.0 35 8.0	50 25 100 50	mV
Load Regulation $T_J = +25^\circ\text{C}$ , 5.0 mA $\leq I_O \leq$ 1.5 A 250 mA $\leq I_O \leq$ 750 mA	$R_{load}$	- -	11 4.0	100 50	mV
Output Voltage (7.0 Vdc $\leq V_{in} \leq$ 20 Vdc, 5.0 mA $\leq I_O \leq$ 1.0 A, $P \leq 15 \text{ W}$ )	$V_O$	4.75	-	5.25	Vdc
Quiescent Current ( $T_J = +25^\circ\text{C}$ )	$I_B$	-	4.3	8.0	mA
Quiescent Current Change 7.0 Vdc $\leq V_{in} \leq$ 25 Vdc 5.0 mA $\leq I_O \leq$ 1.0 A	$\Delta I_B$	- -	- -	1.3 0.5	mA
Output Noise Voltage ( $T_A = +25^\circ\text{C}$ , 10 Hz $\leq f \leq$ 100 kHz)	$V_N$	-	40	-	$\mu\text{V}$
Long-Term Stability	$\Delta V_O / \Delta t$	-	-	20	$\text{mV}/1.0 \text{ k HRS}$
Ripple Rejection ( $I_O = 20 \text{ mA}$ , $f = 120 \text{ Hz}$ )	$RR$	-	70	-	dB
Input-Output Voltage Differential ( $I_O = 1.0 \text{ A}$ , $T_J = +25^\circ\text{C}$ )	$V_{in}-V_O$	-	2.0	-	Vdc
Output Resistance ( $I_O = 500 \text{ mA}$ )	$R_O$	-	30	-	$\text{m}\Omega$
Short-Circuit Current Limit ( $T_J = +25^\circ\text{C}$ )	$I_{SC}$	-	750	-	mA
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}$ , $0^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	$TCV_O$	-	-1.0	-	$\text{mV}/^\circ\text{C}$

MC7812C ELECTRICAL CHARACTERISTICS ( $V_{in} = 19 V$ ,  $I_O = 500 mA$ ,  $0^\circ C \leq T_J \leq +125^\circ C$ , unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage ( $T_J = +25^\circ C$ )	$V_O$	~11.5	12	12.5	Vdc
Input Regulation ( $T_J = +25^\circ C$ , $I_O = 100 mA$ ) 14.5 Vdc $\leq V_{in} \leq$ 30 Vdc 16 Vdc $\leq V_{in} \leq$ 22 Vdc ( $T_J = +25^\circ C$ , $I_O = 500 mA$ ) 14.5 Vdc $\leq V_{in} \leq$ 30 Vdc 16 Vdc $\leq V_{in} \leq$ 22 Vdc	$R_{gin}$	— — — — —	13 6.0 55 24	120 60 240 120	mV
Load Regulation $T_J = +25^\circ C$ , $5.0 mA \leq I_O \leq 1.5 A$ $250 mA \leq I_O \leq 750 mA$	$R_{gload}$	— —	46 17	240 120	mV
Output Voltage (14.5 Vdc $\leq V_{in} \leq$ 27 Vdc, $5.0 mA \leq I_O \leq 1.0 A$ , $P \leq 15 W$ )	$V_O$	11.4	—	12.6	Vdc
Quiescent Current ( $T_J = +25^\circ C$ )	$I_B$	—	4.4	8.0	mA
Quiescent Current Change 14.5 Vdc $\leq V_{in} \leq$ 30 Vdc $5.0 mA \leq I_O \leq 1.0 A$	$\Delta I_B$	— —	—	1.0 0.5	mA
Output Noise Voltage ( $T_A = +25^\circ C$ , $10 Hz \leq f \leq 100 kHz$ )	$V_N$	—	75	—	µV
Long-Term Stability	$\Delta V_O / \Delta t$	—	—	48	mV/1.0kHRS
Ripple Rejection ( $I_O = 20 mA$ , $f = 120 Hz$ )	RR	—	61	—	dB
Input-Output Voltage Differential ( $I_O = 1.0 A$ , $T_J = +25^\circ C$ )	$V_{in}-V_O$	—	2.0	—	Vdc
Output Resistance ( $I_O = 500 mA$ )	$R_O$	—	75	—	mΩ
Short-Circuit Current Limit ( $T_J = +25^\circ C$ )	$I_{SC}$	—	350	—	mA
Average Temperature Coefficient of Output Voltage ( $I_O = 5.0 mA$ , $0^\circ C \leq T_A \leq +125^\circ C$ )	$TCV_O$	—	-1.0	—	mV/°C

MC7815C ELECTRICAL CHARACTERISTICS ( $V_{in} = 23 V$ ,  $I_O = 500 mA$ ,  $0^\circ C \leq T_J \leq +125^\circ C$ , unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage ( $T_J = +25^\circ C$ )	$V_O$	14.4	15	15.6	Vdc
Input Regulation ( $T_J = +25^\circ C$ , $I_O = 100 mA$ ) 17.5 Vdc $\leq V_{in} \leq$ 30 Vdc 20 Vdc $\leq V_{in} \leq$ 26 Vdc ( $T_J = +25^\circ C$ , $I_O = 500 mA$ ) 17.5 Vdc $\leq V_{in} \leq$ 30 Vdc 20 Vdc $\leq V_{in} \leq$ 26 Vdc	$R_{gin}$	— — — — —	14 6.0 57 27	150 75 300 150	mV
Load Regulation $T_J = +25^\circ C$ , $5.0 mA \leq I_O \leq 1.5 A$ $250 mA \leq I_O \leq 750 mA$	$R_{gload}$	— —	68 25	300 150	mV
Output Voltage (17.5 Vdc $\leq V_{in} \leq$ 30 Vdc, $5.0 mA \leq I_O \leq 1.0 A$ , $P \leq 15 W$ )	$V_O$	14.25	—	15.75	Vdc
Quiescent Current ( $T_J = +25^\circ C$ )	$I_B$	—	4.4	8.0	mA
Quiescent Current Change 17.5 Vdc $\leq V_{in} \leq$ 30 Vdc $5.0 mA \leq I_O \leq 1.0 A$	$\Delta I_B$	— —	—	1.0 0.5	mA
Output Noise Voltage ( $T_A = +25^\circ C$ , $10 Hz \leq f \leq 100 kHz$ )	$V_N$	—	90	—	µV
Long-Term Stability	$\Delta V_O / \Delta t$	—	—	60	mV/1.0k HRS
Ripple Rejection ( $I_O = 20 mA$ , $f = 120 Hz$ )	RR	—	60	—	dB
Input-Output Voltage Differential ( $I_O = 1.0 A$ , $T_J = +25^\circ C$ )	$V_{in}-V_O$	—	2.0	—	Vdc
Output Resistance ( $I_O = 500 mA$ )	$R_O$	—	95	—	mΩ
Short-Circuit Current Limit ( $T_J = +25^\circ C$ )	$I_{SC}$	—	230	—	mA
Average Temperature Coefficient of Output Voltage ( $I_O = 5.0 mA$ , $0^\circ C \leq T_A \leq +125^\circ C$ )	$TCV_O$	—	-1.0	—	mV/°C



ภาคผนวก (๔)

การคำนวณความถี่ของอาร์เอฟออยด์เลเทอร์

จากกฎ 2.36 การคำนวณหาค่า  $C_b$  เมื่อรู้ค่า  $L_b$  และความถี่ริซแนนซ์ (resonance) จากสมการของวงจรแหน่งเมื่อเกิดริซแนนซ์จะได้

$$f_o = \frac{1}{2\pi\sqrt{L_b C_b}}$$

ในที่นี่  $f_o$  คือความถี่ของอาร์เอฟออยด์เลเทอร์เท่ากับ 62.25 เมกะเฮิร์ต  
 $L_b$  คือค่าของอนติกแหนง (inductance) ของกลดี้เท่ากับ 0.08 ในโกรเรนร์  
 $C_b$  คือค่าความจุแหนงที่ทองการ  
 $C_b = \frac{1}{4\pi^2 f_o^2 L_b}$   
 แทนค่าได้

$$C_b = \frac{1}{4\pi^2 \times (62.5 \times 10^6)^2 \times 0.08 \times 10^{-6}}$$

$$= 81 \times 10^{-12}$$

$$\text{จึงได้ค่า } C_b = 82 \text{ PF}$$

ประวัติผู้เขียน



นายวิชัย สุรพัฒน์ เกิดเมื่อวันที่ 14 มกราคม 2486 ณ. จังหวัดอุบลราชธานี สำเร็จการศึกษาวิศวกรรมศาสตร์บัณฑิต จากคณะวิศวกรรมศาสตร์ สถาบันเทคโนโลยี-พระจอมเกล้าวิทยาเขตเจ้าคุณทหาร ลาดกระบัง เมื่อปีพ.ศ. 2514 เคยทำงานที่สถานีโทรทัศน์ของ 4 ฝ่ายซึ่งมีประสบการณ์ทางด้านโทรทัศน์มากกว่า 8 ปี พ.ศ. 2518 ได้รับทุนภายใต้แผนโคลัมโบเดินทางไปศึกษาอบรมและถูกงานที่สถานีโทรทัศน์ NHK ประเทศญี่ปุ่น ในสาขาวิชาบริหารฯ นาน 3 เดือน เคยเขียนคำรา " ทฤษฎีโทรทัศน์ " เมื่อปี 2518 ปี 2523 ได้รับทุนไปศึกษาอบรมด้านงานทางด้าน " Television Broadcasting Management " ที่ " Ministry of Posts and Telecommunications " ณ. กรุงโภเกียวประเทศญี่ปุ่น เป็นเวลา 42 วัน

ปัจจุบันรับราชการเป็นอาจารย์ประจำภาควิชาเทคโนโลยีสารสนเทศสาขาวิชาเทคโนโลยีโทรทัศน์ ในตำแหน่งอาจารย์ระดับ 4 ที่สถาบันเทคโนโลยีพระจอมเกล้า วิทยาเขตเจ้าคุณทหาร ลาดกระบัง ตั้งแต่วันที่ 15 เดือน พฤษภาคม 2517